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Abstract
Rapid advances in the ﬁeld of integrated circuit design has been advantageous from the
point of view of cost and miniaturization. Although technology scaling is advantageous
to digital circuits in terms of increased speed and lower power, analog circuits strongly
suﬀer from this trend. This is becoming a crucial bottle neck in the realization of
a system on chip in scaled technology merging high-density digital parts, with high
performance analog interfaces. This is because scaled technologies reduce the output
impedance (gain) and supply voltage which limits the dynamic range (output swing).
One way to mitigate the power supply restrictions is to move to current mode circuit
circuit design rather than voltage mode designs.
This thesis focuses on designing Process Voltage and Temperature (PVT) tolerant base
band circuits at lower supply voltages and in lower technologies. Inverter ampliﬁers
are known to have better transconductance eﬃciency, better noise and linearity perfor-
mance. But inverters are prone to PVT variations and has poor CMRR and PSRR.
To circumvent the problem, we have proposed various biasing schemes for inverter like
semi constant current biasing, constant current biasing and constant gm biasing. Each
biasing technique has its own advantages, like semi constant current biasing allows to
select diﬀerent PMOS and NMOS current. This feature allows for higher inherent in-
verter linearity. Similarly constant current and constant gm biasing allows for reduced
PVT sensitivity. The inverter based OTA achieves a measured THD of -90.6 dB, SNR
of 78.7 dB, CMRR 97dB, PSRR 61 dB wile operating from a nominal power of 0.9V
and at output swing of 0.9Vpp,diff in TSMC 40nm general purpose process. Further the
measured third harmonic distortion varies approximately by 11.5dB with 120◦ variation
in temperature and 9dB with a 18% variation in supply voltage.
v
The linearity can be increased by increasing the loop gain and bandwidth in a negative
feedback circuit or by increasing the over drive voltage in open loop architectures. How-
ever both these techniques increases the noise contribution of the circuit. There exist
a trade oﬀ between noise and linearity in analog circuits. To circumvent this problem,
we have introduced nonlinear cancellation techniques and noise ﬁltering techniques. An
analog-to-digital converter (ADC) driver which is capable of amplifying the continuous
time signal with a gain of 8 and sample onto the input capacitor(1pF) of 1 10 bit suc-
cessive approximation register (SAR) ADC is designed in TSMC 65nm general purpose
process. This exploits the non linearity cancellation in current mirror and also allows
for higher bandwidth operation by decoupling closed loop gain from the negative feed-
back loop. The noise from the out of band is ﬁltered before sampling leading to low
noise operation. The measured design operates at 100MS/s and has an OIP3 of 40dBm
at the nyquist rate, noise power spectral density of 17nV/
√
Hz and inter modulation
distortion of 65dB. The intermodulation distortion variation across 10 chips is 6dB and
4dB across a temperature variation of 120◦C.
Non linearity cancellation is exploited in designing two ﬁlters, an anti alias ﬁlter and
a continuously tunable channel select ﬁlter. Traditional active RC ﬁlters are based on
cascade of integrators. These create multiple low impedance nodes in the circuit which
results in a higher noise. We propose a real low pass ﬁlter based ﬁlter architecture rather
than traditional integrator based approach. Further the entire ﬁltering operation takes
place in current domain to circumvent the power supply limitations. This also facilitates
the use of tunable non linear metal oxide semiconductor capacitor (MOSCAP) as ﬁlter
capacitors. We introduce techniques of self compensation to use the ﬁlter resistor and
capacitor as compensation capacitor for lower power. The anti alias ﬁlter designed
for 50MHz bandwidth is fabricated in IBM 65nm process achieves an IIP3 of 33dBm,
while consuming 1.56mW from 1.2 V supply. The channel select ﬁlter is tunable from
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34MHz to 314MHz and is fabricated in TSMC 65nm general purpose process. This
ﬁlter achieves an OIP3 of 25.24 dBm at the maximum frequency while drawing 4.2mA
from 1.1V supply. The measured intermodulation distortion varies by 5dB across 120◦C
variation in temperature and 6.5dB across a 200mV variation in power supply. Further
this ﬁlter presents a high impedance node at the input and a low impedance node at
the output easing system integration.
SAR ADCs are becoming popular at lower technologies as they are based on device
switching rather than amplifying circuits. But recent SAR ADCs that have good energy
eﬃciency have had relatively large input capacitance increasing the driver power. We
present a 2X time interleaved (TI) SAR ADC which has the lowest input capacitance of
133fF in literature. The sampling capacitor is separated from the capacitive digital to
analog converter (DAC) array by performing the input and DAC reference subtraction
in the current domain rather than as done traditionally in charge domain. The proposed
ADC is fabricated in TSMC’s 65nm general purpose process and occupies an area of
0.0338mm2. The measured ADC spurious free dynamic range (SFDR) is 57dB and
the measured eﬀective number of bits (ENOB) at nyquist rate is 7.55 bit while using
1.55mW power from 1 V supply.
A sub 1V reference circuit is proposed, that exploits the complementary to absolute
temperature (CTAT) and proportional to absolute temperature (PTAT) voltages in the
beta multiplier circuit to attain a stable voltage with temperature and power supply.
A one-time calibration is integrated in the architecture to get a good performance over
process. Chopper stabilization is employed to reduce the ﬂicker noise of the reference
circuit. The prototype was simulated in TSMC 65nm process and we obtain the nominal
output of 236mW, while consuming 0.7mW from power supply. Simulations show a
temperature coeﬃcient of 18 ppm/◦C from -40 to 100◦C and with a power supply
ranging from 0.8 to 2V.
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Chapter 1
Introduction
The increase in chip complexity over past few years has created the need to implement
complete analog and digital subsystems on the same integrated circuit using the same
technology. Fig. 1.1 shows the roadmap for the technology scaling. The increase in
demand for battery operated portable devices and implantable medical devices has
placed added pressure on lowered supply voltages. Technology scaling reduces the delay
of the circuit elements, enhancing the operating frequency of an integrated circuit. The
density and number of transistors on an IC increases with the scaling of the feature sizes.
Today we are at 14nm FINFET technology. Reducing power dissipation has become
an important objective in the design of digital circuits. One common technique for
reducing power is to reduce the supply voltage. Reduction in supply voltage demands
proportional scaling of threshold voltage to maintain the same ON current. However
scaling of threshold voltage increases the sub threshold leakage or the OFF current.
Hence threshold voltage does not scale proportional to the supply voltage. Technology
scaling Fig. 1.1 is a robust roadmap [2] for digital circuits, while analog circuits strongly
suﬀer from this trend, and this is becoming a crucial bottle neck in the realization of
a system on chip in a scaled technology merging high-density digital parts, with high
1
2Figure 1.1: ITRS Roadmap
performance analog interfaces. This is because scaled technologies reduce the supply
voltage, and this limits the analog performance in qualitative (is it possible to operate
from a low voltage?) and quantitative (if it is possible to operate, which performance
is achievable?) terms [3].
Portable devices like mobiles Fig. 1.2 continue to drive the need for circuits that achieve
low power without sacriﬁcing linearity. Analog baseband circuits, including ﬁlters and
programmable gain ampliﬁers (PGA), are indispensable in wireless sensors and com-
munication systems. These analog ﬁlters typically consume tens of mWs of power and
and have a considerable impact on the the total power consumption. Hence imple-
mentation of analog functions in MOS technology has become increasingly important,
and great strides have been made in implementing functions such as ADCs, DACs, ﬁl-
ters, voltage references, instrumentation ampliﬁers in CMOS technology. Operational
transconductance ampliﬁers (OTAs) are widely employed as active elements in ﬁlters,
3Figure 1.2: Development in mobile industry
data converters and buﬀer ampliﬁers.
Each mobile will have many radios. One typical simplest RF receiver chain is shown
in Fig. 1.3. These has couple of ﬁlters for ﬁltering diﬀerent band signals and also has
ampliﬁers to amplify inband signals. The small signal from antenna is band selected
using an oﬀ chip passive band pass ﬁlter. Low noise ampliﬁer (LNA) is used to amplify
these signals with minimal noise addition. The signal at RF carrier frequency is down
converted to baseband using a mixer. A channel select ﬁlter is used to select the signal
channel. A cascade of IF ampliﬁers and VGA is used to amplify the signal. Anti alias
ﬁlter is used to remove all the components away from the nyquist band. This is used to
prevent aliasing of out of band signals and noise into the signal band after sampling. If
the signal swing is less than the dynamic range of ADC (rail-rail), an ADC driver can
be used to amplify and sample the signal onto the input capacitance of the ADC.
The trade of in analog circuit design is explained in Fig. 1.4 [1].The parameters like
gain, speed, power dissipation, supply voltage,linearity, noise and maximum voltage
swings are important in analog design and trades oﬀ with each other. Furthermore, the
input and output impedances determine how the circuit interacts with the preceding
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and subsequent stages. For example at lower supply voltages, we are hit by the noise
ﬂoor. Hence we need to operate the transistors at lower overdrive voltages for better
noise performance which in turn hurts the linearity of the transistor. Similarly we
need to burn more power to reduce the noise and increase the speed of ampliﬁer. The
gain, supply voltage and impedances along with voltage swings determine the maximum
signal to noise ratio achievable from the circuit. Similarly higher linearity demands
higher overdrive voltage which increases the noise contribution. This thesis focuses on
the design of baseband circuits in a wireless receiver like ampliﬁers, channel select ﬁlter,
anti alias ﬁlter and time interleaved ADC. The circuits are optimised for lower noise
and techniques like non linear cancellation are used to increase the inherent linearity.
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Further ﬁlter circuits are designed in current mode where both low noise and higher
linearity demands higher overdrive voltages. The design of high performance baseband
circuits in MHz range is always challenging. It is diﬃcult to get the negative feedback
loop gain at these frequencies due to higher threshold voltage at lower power supply
and also with lower output impedances. This thesis provides a diﬀerent architecture
for ﬁlters to achieve high linearity and low noise at lower power. Further the channel
select ﬁlters is made tunable to select the channels from 34 MHz to as wide as 314MHz.
The ADC driver is designed with a gain of 8 to increase the swing of the signals to rail
to rail and sample onto the input capacitance of the ADC. Finally a time interleaved
ADC is designed to convert analog to digital for signal processing. This ADC oﬀers
high impedance to the preceding circuits and thereby lowering the power of the entire
system.
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1.1 Traditional Operational Transconductance
Operational ampliﬁer is required to realize an integrator in negative feedback circuit.
Since the loop gain of the negative feedback circuit determines the performance of the
circuit, design of operational ampliﬁer is an hot area of research in analog VLSI circuits.
Since the negative feedback ampliﬁers pnly the diﬀerence between the input and the
feedback path, the operational ampliﬁer should amplify only the input diﬀerences. Fur-
ther in fully diﬀerential circuits, the operational ampliﬁers further suppresses common
mode diﬀerences. The simplest operational ampliﬁer is a ﬁve transistor diﬀerential pair
Fig. 1.5. This forms the core in more complex operational ampliﬁer design.
We apply the input voltage across across the diﬀerential pair transistors. The tail tran-
sistor(biased at ntail) acts like a current source thereby acting like a source degeneration
resistor for common mode signals. Hence the diﬀerential pair transistors convert only the
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Figure 1.7: Folded cascode OTA
diﬀerential mode components in input voltage to current. The common mode voltage
appears directly at the tail node. This current is pumped into output impedance of the
transistors through a current mirror to get voltage gain. The ﬁnite output impedance
of the transistors limits the gain of the circuit. Hence attempts were made to improve
the output impedance of the transistors. A common gate ampliﬁer has the low input
impedance due to inherent negative feedback but higher output impedance. Hence the
current from the common source diﬀerential pair acts like an input to common gate
ampliﬁer. This leads to an architecture of telescopic cascoded operational ampliﬁer
Fig. 1.6. The output impedance of the OTA is ampliﬁed by the gain of the common
gate ampliﬁer. This leads to have an increased gain. The output swing is small as
each transistor requires overdrive voltage to maintain them in saturation region. Folded
cascoded ampliﬁer is introduced to increase the output swing by one overdrive voltage.
Here instead of cascading NMOS based common source ampliﬁer with NMOS based
common gate gate ampliﬁer, we cascade NMOS common source ampliﬁer with PMOS
common gate ampliﬁer Fig. 1.7. This architecture gives increased gain but at the cost
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of increased power and noise. The advantage of this architecture is decoupled input and
output common mode voltages and increased output swing.
The cascode architectures take current converted by the input diﬀerential pair transis-
tors through a low impedance nodes. Hence these typically do not require compensation
as the poles created at the low impedance nodes are at higher frequencies. A current
mirror based OTA is proposed Fig. 1.8, to increase the gain with the aid of number of
ﬁngers in current mirror. Here the gain is increased by increasing the number of ﬁngers
in the current mirror. This in turn increases the bias current which result in higher
power consumption.
The common source telescopic ampliﬁer can be cascaded with another common source
ampliﬁer to obtain higher gain Fig. 1.9). We obtain the maximum possible swing in
this architecture as the second stage common source ampliﬁer has only one PMOS and
NMOS transistor. The swing at the output of telescopic cascoded stage is reduced by
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the gain of the second stage. This ampliﬁer gives highest gain, lowest noise. The internal
high impedance node at the cascade point of common source ampliﬁers results in a low
frequency pole which has to be compensated.
Table 1.1 shows the comparison between various operational ampliﬁer architectures. H
represents high and L represents Low in this table. If the linearity of the operational
ampliﬁer is dominated by the input diﬀerential pair, all the architectures has similar
linearity performance. Similarly we assume all the OTA architectures are designed in
same technology with identical power supply. The output swing is highest in current
mirror OTA and two stage design. Two stage design gives the highest possible output
swing, gain and contributes lower noise but suﬀers from the low frequency response.
Hence this architecture is preferred mostly in high resolution negative feedback loops.
The scaling of power supply makes the design of diﬀerential pair diﬃcult. Further
the poor output impedance results in poor CMRR and PSRR. Since diﬀerential pair
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Table 1.1: Comparison of traditional OTA architectures
5 transistor Telescopic Folded cascode Current mirror Two stage
Swing H L HH HHH HHH
BW HHH HH H HH L
Gain L HH HH H HHH
Noise L L HHH H L
becomes the core of any OTA architecture, it is compared with the proposed inverter
based OTA in section 1.2. A two stage inverter based two stage telescopic operational
ampliﬁer is proposed for high resolution applications.
1.2 Diﬀerential pair versus Inverter
In conventional diﬀerential pair based OTAs, the minimum input common mode volt-
age is bounded by a threshold voltage and the overdrive voltages of the diﬀerential pair
plus that of the tail source limiting the input voltage swing. Input and output common
mode voltages are equal in a typical continuous time systems to avoid any common
mode currents in the system. Hence the input common mode limitation restricts the
overall output swing in the system. Lower supply voltage severely constraints the tail
current overdrive voltage deteriorating CMRR and also prevents the use of cascode de-
vices limiting gain. Further, the large signal linearity of diﬀerential pairs is limited by
the ﬁnite tail current. Body input OTA designs is proposed in [4, 5] at lower supply volt-
ages. However this results in lower frequency response and also increased non-linearity.
Current reuse in inverters enables at least a 2X higher transconductor (gm/Id) eﬃciency
compared to a diﬀerential pair. Inverters allow rail-to-rail input swing because of the
class AB operation. Hence the input and output common mode can be at mid supply
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Figure 1.10: Input and output swings of diﬀerential pair and inverter OTAs
for optimal signal swing at lower supply voltages. The poor PVT tolerance, CMRR
and PSRR challenges inverter based designs. Non-cascoded inverter based OTA de-
signs with common mode cancellation was proposed in [6, 7]. Linearity improvement
using cancellation cancelation techniques have been proposed for higher supply volt-
ages [8, 9, 10, 11]. Use of ring oscillators as ampliﬁers in switched capacitor circuits is
proposed in [12].
Fig. 1.10 shows a comparison of a traditional diﬀerential pair and a pseudo diﬀerential
inverter. The bias current in both the designs is assumed to be equal to Io. The
minimum input common mode voltage for the diﬀerential pair is given by Eq. 1.1 and
optimal common mode voltage for inverter is half the power supply.
VCM,diff,min = VT3 + Vov3 + Vov5 (1.1)
The threshold voltage of the transistorM3,4 is higher than that ofM6−9 due to the body
eﬀect. This results in lower swing as described by a simulation example in TSMC’s
65nm CMOS technology. We will use some typical numerical numbers to illustrate
our example. The overdrive voltage (Vov) of all the devices are assumed to 125mV.
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Due to body eﬀect the transistors (M3, M4) have a threshold voltage (VTN ) of 440mV
(50mV above nominal). Therefore, the minimum input common mode voltage for the
diﬀerential pair is VT3 + VOV 3 + VOV 5 = 690mV. This clearly limits the input signal
range. Furthermore, in most continuous time systems, that are once again becoming
popular due to the limited headroom for switches, the input and output common mode
voltages become equal due to the DC negative feedback around the loop. Hence the
minimum output common mode is also 690mV. With a power supply of 0.9V and one
overdrive drop at the PMOS transistor, the maximum attainable swing is now 170mVpp.
Inverter based designs (M6,8 and M7,9) allow rail-to-rail input swing because of the class
AB operation. This translates to a maximum attainable output swing of 650mVpp (4x
larger than traditional OTAs). Further the transistors do not suﬀer from body eﬀect
resulting in higher linearity and trans conductance.
1.3 Non linearity Analysis
The linearity of a trans conductor is limited by its trans conductance linearity and
output impedance linearity. The diﬀerential output current in the diﬀerential pair can
be derived by assuming square law model for the transistors M3−4 as Eq. 1.2
Iout = −(VIP − VIM )βn
√
2Io
βn
− (VIP − VIM )2 (1.2)
where βn = μnCoxW/2L, μn is the mobility of the electrons, Cox is the oxide capacitance
and W and L are the width and length of the devices. For smaller input voltages
(VIP − VIM ≈ 0), the output current is given by
Iout,diff = −Gm,diff (VIP − VIM ) (1.3)
where Gm,diff =
√
2βnIo. Eq. 1.2 also suggests that Gm falls to zero for (VIP −VIM ) =√
2Io/βn. The output current has odd order harmonics and even order harmonics are
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Figure 1.11: Output current of a diﬀerential pair and pseudo- diﬀerential inverter
suppressed by the diﬀerential operation. The odd order harmonics created is a result
of current limitation with tail current source M5 in diﬀerential pair. Although the tail
current source biases the diﬀerential pair at constant current and also give common
mode rejection ratio, this results in non linearity. Further the body eﬀect in transistors
M3,4 also increases the non-linearity.
However the pseudo-diﬀerential output current of inverter based ampliﬁer is given by
Eq. 1.4
Iout,inv = − (VIP − VIM ) (βp [VDD − VCM − VTP ] + βn [VCM − VTN ]) (1.4)
The output diﬀerential current for an inverter with transistors obeying square law is
highly linear as all the even order harmonics are suppressed by the diﬀerential operation.
The small signal trans conductance is given by
Gm,inv = (βp [VDD − VCM − VTP ] + βn [VCM − VTN ]) (1.5)
Fig. 1.11 shows the output current of the diﬀerential pair and pseudo diﬀerential inverter
with identical small signal transconductance. The tail current in the diﬀerential pair
saturates the current to Io resulting in nonlinearity. However the output current in an
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inverter increases with the input voltage due to its class AB operation. The non linearity
in the output current of the inverter is primarily due to its short channel eﬀects and its
deviation from square law model.
In analog design the channel length is typically selected to be higher than the minimum
to increase the output impedance of the transistor. The transistors in output stage of
OTA design typically has a smaller channel length to reduce the parasitic capacitance
and also to create a low impedance output node. The gain of this stage is typically
between 5-10. For ampliﬁers driving larger load currents, the non-linearity in the out-
put impedance becomes signiﬁcant. Fig. 1.12 shows the output impedance variation
with output swing for class A (diﬀerential pair) and class AB (inverter) ampliﬁers. The
output impedance of a transistor decreases with increase in the current. Hence for dif-
ferential pair the conductance increases with the swing. However for inverter the PMOS
current increases and NMOS current decreases with output swing resulting in lower out-
put impedance variation. Although the output current in inverter based ampliﬁers are
linear, unlike diﬀerential pair it strongly depends on the input common mode voltage
which restricts the use of inverter based designs.
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1.4 Noise Analysis
The input referred noise for a diﬀerential pair and for a pseudo diﬀerential inverter is
given by Eq. (1.6).
v2n,diffpair =
8kTγ
gm3
(
1 +
gm1
gm3
)
(1.6)
v2n,inv =
8kTγ
gm6 + gm8
(1.7)
The transconductance gm3 is assumed to be equal to the inverter transconductance
gm6 + gm8 for the sake of comparison. The excess noise factor for the inverter is 1
which is less than that for the corresponding diﬀerential pair [(1 + gm1/gm3)]. This is
because all the transistors in the inverter contribute both to the signal and to the noise
whereas in the diﬀerential pair the load transistor (M1 and M2) contribute only to the
noise.
A doubling in the width of both the PMOS and NMOS transistors does not change its
gain. It is equivalent to adding the gm cells in parallel where both gm and gds increases
by same amount. Hence only the channel length determines the gain of the inverter.
Any increase in the width of the transistor results in an increase in its gm resulting in
an increase in the system UGF. This property of inverter based designs separates the
gain and gm parameters simplifying design. Simulations show that with constant gm
biasing, the eﬀective gds varies less than 20% across PVT variations.
Inverter based ampliﬁer supports higher signal swings with higher linearity and lower
noise compared to diﬀerential pair based ampliﬁers. This makes the inverter ampliﬁers
attractive especially at lower technologies and lower power supplies. However the de-
pendence of the inverter ampliﬁer’s bias voltage and currents with PVT restricts their
use in modern technologies.
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1.5 Inverter transconductor
Fig. 1.13 shows the inverter transconductor circuit from Nauta [7, 13]. The inverters
Inv1,3,5 are identical to those of the diﬀerential counterpart Inv2,4,6. The common
mode level of the output voltages VOP and VOM is controlled by the four inverters
Inv3−6. The output common mode voltage is at the meta stable point of the inverters
(Inv4,5). The common mode and diﬀerential mode impedance oﬀered by these inverters
are 1/(gm3 + gm4) and 1/(gm4 − gm3). The common mode gain is given by Eq. (1.8)
and the diﬀerential mode gain is given by Eq. (1.9)
Acm ≈ gm1
gm3 + gm4
(1.8)
Ad =
gm1
(gm4 − gm3) + gds1 + gds5 + gds6 (1.9)
Inverters (Inv3−6) are designed to oﬀer negative impedance to diﬀerential signals by
making gm3 greater than gm4. This is used to increase the diﬀerential mode gain by
increasing the eﬀective diﬀerential impedance. The transconductance has a large band-
width because of the absence of internal nodes [7]. The inverter transconductance in
this design is set by altering the supply voltage and hence requires an on chip power
regulator. Tunable inverters using body terminal control in a master slave approach
17
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was proposed in [14]. A 2 stage inverter based diﬀerential OTA is shown in Fig. 1.14 [6].
The ﬁrst stage has feedforward paths (Inv9−11) for common mode cancellation, while
the second stage uses additional feedback paths for the common-mode (Inv9,11,12). The
transconductances of inverters (Inv7−12) are identical to those of inverters (Inv13−18)
for fully diﬀerential operation. The input common mode voltage (ΔVcm) generates
a current of (gm7 − gm9gm10/gm11)ΔVcm at node X and Y. If the transconductance
(gm9gm10/gm11) is made equal to gm7 as in Eq. (1.10), then the voltages at node X and
node Y are invariant to any input common mode variations.
gm7 =
gm9 · gm10
gm11
(1.10)
However, unlike a traditional diﬀerential pair where only the diﬀerential mode compo-
nents are converted to current, here both the diﬀerential and common mode components
are converted to current and only at the outputs are the common mode currents are
cancelled. The common mode transfer function from node X to output VOP is given by
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Eq. (1.11).
VOP
X
=
gm8/gds8
1 + (gm8gm9gm12)/(gds9gm11gds8)
≈
(
gm11
gm12
)
gds9
gm9
(1.11)
The common mode signals are suppressed in the feedforward path and then further
suppressed by the gain given by Eq. (1.11) in the feedback path. Unlike the Nauta
transconductor, this design does not increase the output impedance using negative re-
sistance but instead uses higher impedance nodes. Hence, the diﬀerential mode gain is
given by Eq. (1.12).
Ad =
gm7gm8
(gds7 + gds9)gds8
(1.12)
Further this design requires frequency compensation for both the diﬀerential and com-
mon mode feedback loops. Circuit simulations were used to show a low frequency
CMRR of 65.8dB at 1.8V along with a diﬀerential mode gain of 48.2dB in [6]. Since
the metastable point of the inverter varies with PVT, the designs in [7, 6, 13, 14] and
other inverter based designs [15, 16, 17] are are sensitive to PVT variations.
1.6 Non-linearity cancellation techniques
If a function is multiplied by its inverse function, then any non-linearity in the function
is canceled (i.e ff−1 = 1). This property is widely exploited to cancel the nonlinearity of
the transistors. Fig. 1.15 shows diﬀerent circuit techniques which uses inverse function
to cancel the nonlinearity in transistors. Fig. 1.15a) is a common source NMOS ampliﬁer
with a NMOS load. Transistor (M2) converts voltage to current with transconductance
gm2 and load M1 converts this current to voltage using resistance 1/gm1. The resistance
1/gm1 is an scaled inverse function of transcondutance gm2 as they are from identical
scaled NMOS devices. This makes the output voltage linear with input voltage irrespec-
tive of any transconductance nonlinearity in transistors.Fig. 1.15b) is a common source
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Figure 1.15: Traditional non-linearity cancellation techniques
NMOS ampliﬁer with diode connected PMOS load to reduce any body eﬀect. Since both
PMOS and NMOS transistors are square law devices the tranconductance nonlinear-
ity of NMOS M4 can be partly cancelled by sizing PMOS transistor M3 appropriately.
Fig. 1.15c) shows a NMOS based current mirror exploiting nonlinear cancellation. M5
converts current to voltage based on its inverse non linear function f−11 and M6 converts
this voltage back to current by using the same function f1 making the output current
to be linear with input current.
This principle is used in the design of ﬁlters [18] and ADC driver[19] circuits. The
nonlinear transcondutance cancellation technique can also be used to increase the in-
herent linearity of inverters. Using square law model, the output current is given as the
diﬀerence between the NMOS and PMOS current as
Io = (βn − βp)V 2in − 2Vin (βnVTN − (VDD − VTP )βp)
+V 2TNβn − V 2TPβp (1.13)
The square nonlinearity can be canceled by selecting the β factor of NMOS and PMOS
transistor equal. The fully diﬀerential implementation inherently cancels the even order
harmonics leading to highly linear operation. When the input signal swing is large, one
transistor enters subthreshold regime. The nonlinearity for short channel devices can
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be cancelled by the choice of bias current in the transistors.
1.7 Organization
The main focus of this thesis is to develop inverter based baseband circuits which is
tolerant to PVT variance. The circuits are required to be highly linear, fully integrated
on chip with low noise performance and low power consumption. Further all the circuits
should be easily system integrable, like it should have high input impedance and low
output impedances. Most of the circuits developed in this thesis is self compensated,
requiring no additional compensation capacitor. Cascoding of inverter ampliﬁer and
use of external common mode feedback circuitry to get CMRR and PSRR are veriﬁed
by designing OTA in TSMC’s 40nm GP process. The circuit techniques like self com-
pensation, non linear cancellation are veriﬁed by designing ADC driver, ﬁlter and SAR
ADC in TSMC’s 65nm CMOS process.
Chapter 2 focuses on the biasing technique for inverter ampliﬁers. Here we start with
the basic metastable biasing of the inverter and then discuss about the short coming of
this type of biasing. We then propose semi constant current biasing of inverter where
only the NMOS transistor in inverter is biased at constant current. This reduces the
PVT sensitivity and also enables the use of inverter with diﬀerent PMOS and NMOS
currents. Hence the NMOS current can be selected to increase the linearity of the overall
inverter trans conductance. Then we introduce a constant current biasing and constant
gm biasing of inverter. Simulations were performed in TSMC’s 65nm GP process to
verify the PVT sensitivity of constant current and gm biasing of inverter.
Chapter 3 discusses about the design of all inverter based fully diﬀerential operational
ampliﬁer design. We introduce an external negative feedback to suppress the common
mode signals at the input. This gives a good CMRR and PSRR for the OTA. We
then discuss about cascoding an inverter and technique of current reference free cascode
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biasing. he OTA is fabricated in TSMC’s 40nm GP process with 0.9V supply, achieves a
THD of 90.6dB, SNR of 74dB, CMRR 97dB and PSRR 61dB over 10MHz while driving
a 2pF load. The common mode feedback biases the ﬁrst and second stage inverters of
OTA at their metastable voltage. This maintains the phase margin and stability over
the temperature and power supply variations. We get a variation in measured third
harmonic distortion at 9.5 MHz to be around 11.5dB with 120◦ variation in temperature
and 9dB across 18% variation in power supply.
Chapter 4 introduces to the design of current mirror based circuits. We designed a ADC
driver to sample rail to rail input onto 1pF capacitor for a 10 bit 100MS/s ADC. We
exploit the non linear cancellation of a current mirror. Further we introduce techniques
like sampling through series resistor to ﬁlter out of band noise and also to compensate
the negative feedback loop. As a proof of concept an ADC driver is designed and
implemented in TSMC’s 65nm GP CMOS technology. The measured design operates
at 100MS/s and has an OIP3 of 40dBm at the Nyquist rate, provides a gain of 8, and
samples the signal onto a 1pF output capacitance while drawing 2mA from a 1V supply.
Chapter 5 describes a third order butterworth anti-alias ﬁlter design based on real
low pass ﬁlter architecture rather than traditional integrator based approach. This
reduces the power consumption and noise contribution by reducing the number of low
impedance nodes in the circuit. This ﬁlter is in current mode and exploits the non
linear cancellation of current mirror for obtaining linear gain. We introduce the concept
of self compensation in ﬁlters. The load acts as the compensation capacitance to the
OTAs allowing the majority of the current to ﬂow into the load, increasing the overall
power eﬃciency. As a proof of concept a 3rd order ﬁlter is fabricated in IBM 65nm
technology. The measured prototype designed for a 50MHz bandwidth achieves an IIP3
of +33dBm and 1.8X better FOM over state-of-art while drawing 1.3mA from a 1.2V
supply, is capable of driving a 1pF load, and occupies 6X smaller area.
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Chapter 6 further extends the concepts of chapter 5 to build a continuously tunable
channel select ﬁlter. We only use non linear MOSCAPs as ﬁlter capacitance in this
design. As a proof of concept 30 -314MHz tunable ﬁlter is fabricated in TSMC’s 65nm
GP process. Although ﬁlter uses MOSCAPs, it achieves IIP3 of 22dBm at the highest
tuning frequency. Further all the negative feedback circuits are self compensated using
the ﬁlter resistor and capacitor resulting in low power of 4.6mW and 17.5x smaller area.
Due to the biasing of inverter with semi constant current biasing and owing to modular
design, IMD varies only by 6.5 dB over 200mV variation in power supply and 5 dB
across temperature. The ﬁlter achieves the highest ﬁgure of merit among the state of
art published ﬁlters.
Chapter 7 focuses the design of 220MS/s time interleaved SAR ADC. We exploit the non
linearity cancellation between the input and the reference path in preamp for achieving
high linearity. The proposed ADC fabricated in TSMC’s 65nm GP process occupies
an area of 0.0338mm2 and consists of two time-interleaved channels each operating
at 110MS/s. The sampling capacitor is separated from the capacitive DAC array by
performing the input and DAC reference subtraction in the current domain rather than
as done traditionally in the charge domain. This allows for an extremely small input
capacitance of 133fF. The measured ADC SFDR is 57 dB and the measured ENOB is
7.55 bits at Nyquist rate while using 1.55mW power from 1V supply.
Chapter 8 discusses the design of sub 1V voltage reference circuit. The prototype
designed in TSMC’s 65nm general purpose CMOS for 236mV nominal voltage, shows a
temperature coeﬃcient of 18 ppm/◦C from −40 to 100◦C with a power supply ranging
from 0.8 to 2V while consuming 16μA current. Simulated variation in the reference
voltage is 0.7mV with power supply at nominal temperature. Calibration algorithm is
proposed to calibrate the circuit across process variations.
Chapter 2
Biasing
Inverter ampliﬁers have traditionally been biased using a constant voltage replica bias-
ing technique. The replica is typically an equal sized inverter with input and output
shorted [7]. This method of biasing ensures that the inverters are biased at their max-
imum transconductance (gm) and that the input and output common mode voltages
remain equal at VM . Unfortunately, this method of replica biasing has its limitations as
the bias point is directly aﬀected by PVT variations. In fact, using this technique the
eﬀective transconductance can vary ≈ 40% with PVT variations impacting bandwidth,
stability and gain. To solve this problem we introduce three techniques, semi-constant
current biasing (SCCB), constant current biasing and constant gm biasing [20]. We
have veriﬁed the semi-constant current biasing technique using multiple fabricated de-
signs, while the constant current and gm biasing technique have only been veriﬁed using
circuit simulations. Therefore, we ﬁrst introduce the semi-constant current biasing tech-
nique and evaluate its performance. This is followed by constant current and gm biasing
techniques.
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Figure 2.1: Circuit schematic for semi-constant current inverter biasing
2.1 Semi-constant current biasing
To implement SCCB the inverters are skewed in size such that even at the fast-slow
corner, the transconductance for the NMOS is greater than for the PMOS. We need
this additional degree of freedom to control PVT variations. In our design the NMOS
transistor is the same size as the PMOS transistor. This choice gives up some transcon-
ductance eﬃciency (≈ 30 % for μn/μp = 2.5) for increased PVT tolerance. The NMOS
in the main unit inverter (IU) is biased with a constant current as shown in Fig. 2.1[19].
The W/L size of the NMOS transistor is selected such that the gate voltage (Vb) is close
to mid supply. For the nominal supply voltage the voltage Vm is equal to Vb due to the
OTAb feedback loop. The auxiliary inverter (IA) is used to make the input and output
voltage of the unit inverter equal using negative feedback. This is necessary to ensure
that the main inverter (IM ) remains in saturation and it also makes the cascading of
inverters possible. Further, this reduces any drain source voltage mismatch between the
NMOS transistor in the main inverter (M32) and the diode connected NMOS (M30).
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Figure 2.2: Biasing network current with power supply variation
Fig. 2.2 shows the current in the diﬀerent transistors with changes in the power supply.
At the nominal supply voltage the current in the NMOS(M32) is higher than in the
PMOS (M31) making the NMOS transconductance higher than for the PMOS, recall
that both devices are sized the same. The NMOS (M32) in the main inverter is biased
at a constant current and hence it is constant with power supply. An increase in the
supply voltage increases the PMOS (M31) current thereby increasing the voltage Vm in
Fig. 2.1. However the negative feedback increases the gate of M34 to absorb the extra
PMOS current to restore the voltage Vm to Vb. Hence the PMOS (M33) current reduces
while the NMOS (M34) current increases with an increase in the power supply voltage
making the sum of the currents nearly constant. As we will see next this stabilizes the
NMOS + PMOS transconductance. The common-mode voltage Vcm is used to bias the
rest of inverters in the design.
Fig. 2.3 shows the variation of transconductance with temperature (left) and with sup-
ply voltage (right). We note that though the overall transconductance is not completely
constant it only varies from 320μS to 260μS with a 140◦ change in temperature. Re-
garding supply variation, the NMOS transconductance is constant with power supply
and is higher than the PMOS transconductance limiting the overall transconductance
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Figure 2.3: Variation of inverter transconductance with temperature and supply
variation from 220μS to 320μS (37%) with a 40% change in power supply. The varia-
tion in transconductance with normal replica biasing [7] would have been from 180μS
to 361μS (67%) for the same conditions. As we will see later with constant-gm biasing,
in the next sub-section, even these variations will be eliminated. However, before we
discuss constant-gm biasing let us discuss the tradeoﬀs involved in the ratioing of the
NMOS and PMOS transistors.
Optimal NMOS-PMOS ratioing
To evaluate the tradeoﬀs involved in ratioing the NMOS and PMOS transistors we study
the variation of the overall transconductance for diﬀerent NMOS-PMOS ratios, i.e.,
Wp=2Wn, Wp=Wn, and Wp=0.5Wn versus the power supply voltage. The variation
of transconductance using SCCB is observed to be always lower than the corresponding
traditional replica biasing technique. Second, as we keep reducing the PMOS size the
variation of the overall transconductance with power supply is reduced. However, this
reduces the overall transconductance and also demands a higher current in the PMOS
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Figure 2.4: Variation of inverter transconductances with power supply across process corner for tradi-
tional replica biased inverters and SCCB inverters
of the auxiliary inverter. Hence for this and other designs the PMOS and NMOS widths
are selected to be of equal size as a design compromise.
Fig. 2.4 shows the transconductance variation of SCCB (right) and traditional replica
biased (left) inverters with power supply across process corners. The transconductance
variation of SCCB inverter is 1.9X while that for the replica biased inverter is 3.53X.
This is roughly a 50% reduction in the transconductance variation using this technique
alone. All the auxiliary inverters used in the fabricated designs are biased with the
voltage Vcm. This will make sure that all the NMOS transistors in these inverters
have the same bias current of Iref. With PVT variations the NMOS transconductance
remains constant but the PMOS transconductance will vary. Since we have designed
the PMOS transconductance to be lower than the NMOS transconductance, the overall
transconductance variation is reduced. Any mismatch between the transistors in the
biasing network and the forward path will only result in an input referred oﬀset due to
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Figure 2.5: Circuit schematic for constant current biasing for inverters
feedback around the loop.
Semi constant biasing allows us to have diﬀerent currents in the PMOS and NMOS
transistor. This enables us to select an optimal NMOS bias current where the PMOS
and NMOS nonlinearity is mutually cancelled as discussed in non-linearity cancellation
section.
Non Linearity cancellation in inverters
The sizing of these inverters are done to get the maximum open loop linearity. As it
is shown later in ADC Driver chapter, the linearity of the output partially depends on
the open loop linearity of the inverters. The threshold voltage(VT ) of the transistors is
close to mid power supply in lower technologies. When the input voltage is high the
PMOS transistor goes to subthreshold region and NMOS transistor stays in saturation.
Similarly with low input voltage NMOS goes to sub threshold and PMOS stays in
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saturation.
2.1.1 Case 1: Small input
When the input is small both the transistors are in saturation. The PMOS and NMOS
current in saturation region with short channel eﬀects is given by
IP =
βp
(
(VDD − VIN − VTP )2 − θp (VDD − VIN − VTP )3
)
(2.1)
IN = βn
(
(VIN − VTN )2 − θn (VIN − VTN )3
)
(2.2)
where βn = μnCox
W
L
(2.3)
where μn, Cox are mobility of electrons, oxide capacitance and VTN , VTP ,θn and θp are
the threshold voltages and short channel parameters of NMOS and PMOS transistors
respectively. The output current (Iout) given as the diﬀerence between the PMOS and
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NMOS current from Eq. 2.3 as
Iout = a0 + a1VIN + a2V
2
IN + a3V
3
IN (2.4)
where
a0 =
(
(VDD − VTP )2 − θp(VDD − VTP )3
)
βp −(
V 2TN − θnV 3TN
)
βn (2.5)
a1 =
(
2VTN + 3θnV
2
TN
)
βn
− (2(VDD − VTP )− 3(VDD − VTP )2θp)βp (2.6)
a2 = (1− 3(VDD − VTP )θp)βp − (1− 3VTNθn)βn (2.7)
a3 = θpβp + θnβn (2.8)
For a diﬀerential implementation all the even harmonics cancel away. Although the
third order term has additive term multiplied by the cube of the input signal. Since
the input signal is small for this case the third order term is negligible compared to the
fundamental.
2.1.2 Case 2: Large input
When the input is large, one transistor will be saturation and other transistor will be
in subthreshold region. For analysis assume the NMOS is in saturation and PMOS is
in subthreshold. If the input to the inverter is VIN , the short channel NMOS current in
saturation region and the PMOS subthreshold current in given by
IN = βn
(
(VIN − VTN )2 − θn (VIN − VTN )3
)
(2.9)
IP = Ioexp
(
(VDD − VIN − VTP )
ηUT
)
(2.10)
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where Io is the minimum current in saturation region of PMOS transistor and UT is the
thermal voltage. Output current (Iout) is given by IP − IN .
Iout = Ioexp(
(VDD − VIN − VTP )
ηUT
)−
μnCox
W
L
(
(VIN − VTN )2 − θn (VIN − VTN )3
)
(2.11)
Expanding in taylor series expansion we get the output current as
Iout = b0 + b1VIN + b2V
2
IN + b3V
3
IN (2.12)
where
b0 =
(
6 + 6(VDD − VTP ) + (VDD − VTP )3
)
I0 −
βn
(
V 2TN − θnV 3TN
)
(2.13)
b1 = βn
(
2VTN + 3θnV
2
TN
)− (6 + 9(VDD − VTP )2) I0 (2.14)
b2 = (3 + 3(VDD − VTP )) I0 − βn (1− 3VTNθn) (2.15)
b3 = (θnβn − I0) (2.16)
The even order harmonics cancel away in diﬀerential implementaion. The coeﬃcient of
the third order term can be minimized by choosing the peak PMOS current close to the
product of βn and θn of NMOS and hence improving the linearity.
2.1.3 Simulation
The biased inverter along with the auxiliary inverter is simulated with 450mV peak to
peak input for various bias currents. The PMOS current gets adjusted automatically
set by the negative feedback. The output current is taken in a low impedance node and
the intermodulation distortion is measured. As seen from Fig. 2.7, the IMD decreases
with bias current, it reaches a minimum and then increases. Since the IMD is sensitive
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Figure 2.7: Choice of bias current based on intermodulation distortion
with process, the simulation is done across slow-slow(SS), slow-fast(SF), fast-slow(FS),
fast-fast(FF) and typical(TT) cornors. The optimal bias current of 7μA ensures that
even across cornors inter modulation distortion is always less than -72dB. This gives an
20dB improvement in the open loop linearity of inverter across cornors with respect to
constant voltage biasing.
2.2 Constant current biasing
SCCB ﬁxes the current in one transistor (NMOS in this design) while the current in
other transistor (PMOS) varies with PVT. However, the PMOS transistor current can
be ﬁxed by adjusting its source voltage as shown in Fig. 2.5. Like in SCCB, the NMOS
transistor (M37) in Fig. 2.5 is biased using a constant current reference (Iref ). The
input and output voltage of the main inverter (M36 and M37) is made equal by using
an auxiliary NMOS transistor (M38) and OTAb in negative feedback. Transistor (M38)
creates a voltage drop across the bias resistor Rb by pulling current from the source of
M36 to make the PMOS (M36) and NMOS (M37) equal to Iref . The resistor Rb and
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transistor M38 are selected such that they maintain a ﬁnite non-zero voltage drop across
Rb over PVT. At the nominal conditions the drop across the resistor is around 20mV
in this design. For example when the power supply increases, the negative feedback
increases the voltage drop across Rb by increasing the current in M38. This modulates
the source voltage of M36 to make its current equal to Iref .
Fig. 2.6 show the simulated variation of the inverter transconductance with a 20% varia-
tion in power supply voltage across process corners at 27◦C (left) and with temperature
at typical corner (right). The dotted line corresponds to the variation of a traditionally
biased inverter (Fig. 1.13) of the same size. The solid lines shows the transconductance
variation for the constant current biasing technique. The variation of transconductance
with process corners is only 9% with constant current biasing as compared to 97% vari-
ation with traditional inverter biasing. However, the transconductance of the constant
current biased inverter and traditionally biased inverter varies by 22% and 66% with
temperature at typical process corner. This is because the mobility of the transistors
changes along with the threshold voltage with temperature. Constant current biasing
provides constant transconductance only with a change in the threshold voltage and
not with mobility change. Hence we adopt a constant gm biasing scheme to solve the
transconductance dependence on mobility as described in the next sub-section.
2.3 Constant-gm biasing
Constant gm biasing for diﬀerential pair OTAs with PVT tolerance was proposed in [21].
We adopt the technique for inverters and update the bias current Iref in Fig. 2.5 to make
the transconductance PVT tolerant. Fig. 2.8 shows the circuit schematic for constant
gm biasing for inverters. Here IM and IA are the main inverter and auxiliary transistor.
The negative feedback loop withOTA1 ensures the input and output of the main inverter
is equal to V by generating the bias voltage Vcm. If we reuse the main (IM ) and auxiliary
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Figure 2.10: Monte Carlo simulation for a constant gm inverter
inverters (IA) as a gm cell in the design with IA biased at VCM , then IM will be biased
at the constant gm as in the bias network. The transistor M39 creates a voltage V
at the gate of M41,42 by pumping current into the diode connected transistor (M40).
Further the transistor M39 and M47 has a slight diﬀerence in their aspect ratio (1:k)
to create a small voltage ΔV greater than any oﬀset across identical gm cells (M41,42
and M45,46). An input of V+ΔV is given to an identical gm cell with its auxiliary
biased at Vcm. The output current gmΔV is converted to a voltage gmΔV R using the
transimpedance ampliﬁer (OTA2). The gate of transistor M39 and M47 are controlled
using OTA3 to make gmR = 1 using negative feedback. With PVT variations, the
voltage V is adjusted by the bias network so that the transconductance (gm) of the
inverter remains constant at 1/R. If the main inverter and the auxiliary transistor in
the gm cell is biased with voltage V and Vcm, then the gm cell has the transconductance
of 1/R. To avoid the variation of R across corners (±20%), the resistor R is selected to
be an oﬀchip component.
Fig. 2.9 shows the simulated variation of the inverter transconductance with a 20%
variation in the power supply voltage across process corners at 27◦C (left) and with
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temperature at typical corner (right). The dotted line corresponds to the variation
of a traditionally biased inverter (Fig. 1.13) of the same size. The solid lines shows
the transconductance variation for constant gm biasing technique. The variation in
transconductance reduces from 97 % to 8.7 % across process corners at 27◦C and power
supply with the constant-gm biasing technique. The variation in transconductance
reduces from 66 % to 9.2 % across temperature at 27◦C and power supply with the
constant-gm biasing technique.
The constant-gm technique is an updated version of the constant current biasing tech-
nique discussed above and to a large extent solves the PVT variability of inverter based
designs making them signiﬁcantly more production friendly. Since replica biasing relies
on the matching of the transistors, a Monte Carlo simulation was performed on the
constant gm biased inverter (size: PMOS/NMOS 1u/0.2u) as shown in Fig. 7.13. The
mean and standard deviation in transconductance for 1000 runs is obtained as 223.8 μS
and 25.3 μS.
2.4 Conclusion
Inverters has proven to have better transconductor eﬃciency and are inherently linear.
This chapter provides a tutorial of PVT tolerant inverter based circuits. Semi constant
current biasing can be employed to increase the PVT tolerance of inverter and also to
increase its linearity. Constant current and constant gm biasing of the inverter further
increases the PVT tolerance of the inverter. Measurements from semi constant current
biased inverters in ADC Driver and tunable ﬁlter were used to verify improved PVT
tolerance.
Chapter 3
Inverter based OTA Design
The increased demand for battery operated devices has placed added pressure on lowered
supply voltages. Technology scaling proportionally scales supply voltages to maintain
device reliability but threshold voltages have not scaled as rapidly to limit the oﬀ current
leakage in transistors. Delta sigma ADCs, particularly, continuous time delta sigma
modulator are attractive due to implicit anti-aliasing, relaxed speed requirements on
the active elements and the use of resistive input impedances. Although the use of
multibit quantizers relaxes the design of the loop ﬁlter and are less sensitive to clock
jitter, single-bit designs are simpler and do not require any dynamic element matching.
The design of ﬁrst integrator in a single bit modulator with adequate linearity and low
power is always a challenge particularly in lower technologies [22].
In general, ADCs used in communication applications require high SFDR due to the
presence of large blockers [23]. The OTA described in this paper is designed for a
continuous time third order single bit delta sigma modulator for digitizing a 10MHz
signal band with an resolution of 12 bit and a minimum SFDR of 90 dB. The slew rate
requirements on the OTA to be used in the 3rd order modulator with optimized NTF
zero is estimated is to be over 288MV/s. The linearity and noise of the ﬁrst integrator
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dictates the performance of the modulator. Hence the OTA has to have a linearity of
90+ dB, an eﬀective SNR of 12 bit and minimum slew rate of 288MV/s over a 10MHz
signal bandwidth. Designing traditional OTA to meet these speciﬁcations is extremely
diﬃcult with a supply voltage of 0.9V, particulary, when the swing and linearity require-
ments are high. In scaled technologies, it is increasingly diﬃcult to realize high output
impedance tail current sources resulting in limited CMRR. Low voltage OTA designs
have been proposed by biasing the transistors in weak inversion where linearity becomes
a concern [4]. Nonlinearity cancellation techniques have been proposed in [8, 9, 10, 11] at
higher supply voltages and CLS has been used to improve the linearity of sampled data
system ampliﬁers [24]. Non-cascoded inverter based OTA designs with common mode
cancellation have been proposed but have limited gain [6]. The diﬀerential pair front end
OTA designs are attractive as they reject the common mode signals and amplify only
the diﬀerential signals. The tail current source in diﬀerential pair gives common mode
rejection by providing negative feedback only to common mode signals. This reduces
the eﬀective trans conductance of the diﬀerential pair to common mode signals, thereby
attenuating the common mode components. The pseudo- diﬀerential circuits amplify
both the common mode and diﬀerential signals and hence their bias voltage depends on
the input common mode voltages. In this chapter we introduce common mode rejection
for inverter based OTA designs by using parallel negative feedback without restricting
input swing.
Cascoding is a technique used widely to increase the gain of the OTA. The idea behind
the cascode structure is to convert the input voltage to a current using a common source
stage and apply the result to a common-gate stage. Since common gate stage takes input
at its low impedance node, the frequency response of the cascodes are better than the
cascading the stages. However in lower technologies, cascoding of transistors are limited
by the reduced power supplies. The cascode transistors in class A structures are biased
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at the same current as the common source ampliﬁer. However biasing the transistors
in class AB structures (Inverters) are challenging as their bias current depends on the
input common mode voltage. In this chapter, we derive the bias current of the cascode
transistors in inverter from the meta stable voltage of the inverter.
Use of inverters further leads to an increased linearity and reduced input referred noise of
the OTA. The inverter based OTA is fabricated in TSMC 40nm General purpose CMOS
technology with a nominal 0.9V supply to be used in front integrator of a delta sigma
modulator. For testing purpose, OTA is conﬁgured as an inverting ampliﬁer of gain one
using 3.4k Ω resistors. The inverters in the OTA are biased using traditional replica
meta stable point biasing [7]. The OTA achieves a total harmonic distortion HD of -
90.6dB over 10MHz signal bandwidth while driving a 2pF capacitive load. The measured
input referred noise (IRN)density of the OTA is 12 nV/
√
(Hz). Further the measured
low frequency common mode rejection ratio (CMRR) and power supply rejection ratio
(PSRR) is obtained as 97dB and 61dB. The OTA is designed with suﬃcient margins
for PVT variations. The measured 3rd harmonic distortion varies only by 11.5dB over
a 120◦C variation in temperature and by 9dB for 18% variation in supply voltage.
3.1 OTA design
The OTA consists of three stages (Fig. 4.11), the common mode rejection stage (CMRS),
gain stage (GS) and the driver stage (DS). The common mode rejection stage is primarily
responsible for rejecting the input common mode variations and translating the unknown
input common mode voltage to a known metastable voltage of the inverters in gain stage.
This stage also provides a low gain of 10dB to reduce the input referred noise of the
OTA. The gain stage is a telescopic cascoded stage and is primarily responsible for
the OTA gain. The driver stage forms the last stage of the OTA and it is responsible
for driving the resistive load of 3.4k Ω and capacitive load of 2pF. The driver stage is
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Figure 3.1: Block diagram of the proposed inverter based OTA
designed with a gain of 20dB and the gain varies only by 2dB across the entire OTA
output swing.
3.1.1 Common mode rejection stage
Fig. 3.2 shows the circuit schematic of common mode rejection stage. The input diﬀer-
ential voltage is applied across the transistors (M1,2 and M5,6). The transistors M1−3
are identical to M4−6. The common mode voltage at the output of inverters is sensed
by the resistors R and is regulated by the transistors (M3,4) and OTA1. The resistor is
selected such that the gain of this stage is around 10dB. The OTA1 is realized as ﬁve
transistor pair as shown in inlet of Fig. 3.2. The ﬁve transistor pair OTA1 along with
transistor M3,4 forms a two stage OTA design with unity gain feedback. The diﬀerential
and common mode components are converted to current by transistors (M1,2andM5,6).
The smaller resistor R helps in compensating the common mode feedback loop by re-
ducing the DC gain. The common mode feedback results in low impedance of 1/Agm3
for the common mode signals, where A is the gain of OTA1. However the feedback
is broken for diﬀerential mode signals resulting in an impedance of R. The diﬀerential
and common mode gain of this stage is given in Eq. 3.2. Fig. 3.3 show the simulated
diﬀerential gain with the input common mode voltage. The gain varies only by 2.4 dB
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Figure 3.3: Simulated CMRS gain with input common mode voltage
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Figure 3.4: Circuit schematic of gain and driver stage
with 100mV variation in the common mode voltage.
ACM ≈ gm1 + gm2
Agm3
(3.1)
ADM =
gm1 + gm2
gds1 + gds2 + gds3
(3.2)
The CMRS stage provides output VIP1andVIM1 over a known common mode voltage
VM . The voltage VM is the meta stable voltage of the gain stage inverters (M8,M13 in
Fig. 7.6. Transistors (M8,M13) are sized such that VM is close to mid supply. This
allows for the cascoding of both NMOS (M11) and PMOS (M10) sides with suﬃcient
overdrive voltage.
3.1.2 Gain and Driver stage
Fig. 7.6 shows the gain and driver stage of the OTA along with output common mode
feedback. The output of CMRS stage over an known common mode meta stable voltage
VM is fed to the inverters (M8,M13). The inverter converts the input voltage VIP1 and
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Figure 3.5: Simulated driver gain with output swing
VIM1 into current. The current is then converted back to voltage using the output
impedance of the gain stage. The gain stage is cascoded using the transistors M10,11 to
increase the stage output impedance. This stage has a gain of 52 dB and is responsible
for majority of the gain of OTA. However cascoding requires headroom requirements
and hence it reduces the output swing at the gain stage. The output swing can be
increased by using the driver stage. The transistors M7 and M12 form the driver stage
of the OTA and provides a gain of 20 dB. This reduces the output swing at the gain stage
to 45mV. The gain stage is designed such that all the transistors remain in saturation
region over the entire swing of 45mV. Fig. 3.5 shows the simulated driver stage gain
across maximum swing of the OTA. The gain is almost constant with only 2dB variation
across the entire output swing. The OTA is compensated using miller compensation
using compensation capacitor Cc and a zero nulling resistor RZ . The output common
mode voltage is sensed by the resistors and is regulated by transistors (M9,M14) using
a ﬁve transistor OTA stage in feedback (not shown). Because all signals are referenced
to ground and have a shared path, the diﬀerential-mode and common-mode paths can
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Figure 3.6: Biasing of transistors in gain stage
use the same compensation capacitor and resistor resulting in low power operation. The
operating point of the Gain and Driver stages is unaﬀected by the input common mode
voltage due to common mode regulation by CMRS stage.
Fig. 3.6 shows the biasing of transistors in the gain stage of OTA. The transistorsM15,16
in Fig. 3.6 are identical to the gain stage transistors M8,13 and hence it generates the
meta stable voltage (VM ) of the gain stage inverters. The common mode rejection stage
translates the input from unknown input common mode voltage to this meta stable
voltage VM . Hence the input to gain stage is always at its meta stable voltage where
the transconductance is maximum. The bias current in the gain stage is determined by
its meta stable voltage rather than any input common mode voltage. This allows cascode
biasing at the current determined by VM as shown in Fig. 3.6. The cascode transistors
carry the current from the gain transistors (M8,M13) and CMFB transistors (M9,M14).
The cascode biasing transistor M18 and M21 are identical to the cascodes (M10 and
M11). The transistors M19, 20 are the bias current sources derived from the metastable
voltage VM . These current sources are used in low voltage cascode biasing as shown in
Fig. 3.6. Further the aspect ratio of the driver stage inverters are scaled version of
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Figure 3.7: Micrograph of proposed OTA
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Figure 3.8: Test setup of the OTA
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Figure 3.9: Measured magnitude response of the OTA
the gain stage inverters. The output common mode feedback loop maintains the output
common mode voltage to the metastable voltage VM by adjusting the gates of M9 and
M14. The OTA is Miller compensated with the unity gain frequency approximately
at (gm8 + gm13)/CC and the location of the second pole at (gm7 + gm12)/CL. Both
power supply and temperature variations aﬀect the transconductances ((gm8 + gm13)
and (gm7 + gm12)) in the same direction. The phase margin of the OTA is always
greater than 60◦ over PVT as both the second pole and the UGB are aﬀected in same
direction. The OTA is designed to be well compensated from -40◦C to 120◦C and can
handle power supplies from 0.84V to 1V.
3.2 Measurement Results
The OTA was fabricated in TSMC’s 40nm General purpose technology and occupies
an area of 0.0025 mm2 as shown in Fig. 3.7. The OTA was conﬁgured as an inverting
ampliﬁer of gain one with resistors 3.4k Ω and loaded with the output capacitance of 2pF.
Phase and amplitude matched 50 Ω baluns were used to interface with the single ended
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Figure 3.10: Measured slew rate of the OTA
equipment. Sharp passive band pass ﬁlters were used to clean the harmonics generated
by the signal generators. Fig. 3.8 shows the measurement setup for OTA testing. The
OTA drives the spectrum analyser through a 10 kΩ resistor to avoid its 50Ω loading.
This results in a signal attenuation which is calibrated from the measurement results.
Fig. 6.12 shows the magnitude response of the inverting ampliﬁer. The ﬂat magnitude
response without peaking indicates a well compensated system. The 3dB frequency of
the inverting ampliﬁer corresponds approximately to the unity gain frequency of the
loop gain and is obtained as 502MHz. The loop unity gain frequency ωu,loop can be
expressed in terms of OTA unity gain frequency ωu for inverting ampliﬁer as
ωu,loop = ωu
1
1 +ACL
(3.3)
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Figure 3.11: Measured common mode rejection ratio (CMRR) and power supply rejection ratio (PSRR)
of OTA
where ACL is the closed loop gain of the ampliﬁer (ACL = 1 in this case). Hence the
unity gain frequency of the OTA is estimated to be 1GHz. The slew rate of inverter
based ampliﬁer (class AB) are typically higher than corresponding class A ampliﬁers due
to its push pull operation. Fig. 3.10 shows the screen shot of the slew rate measurement
of OTA. A fast step with step size 500mV is given at the OTA input as shown in
yellow color and the rise time of the output is measured. The rise time and fall time
of the output is measured as 600ps and 940ps which translates to the average positive
and negative slew rate of 360V/μs and 265V/μs. The step response shows no ringing
conﬁrming a good phase margin in the system.
Fig. 8.6 shows the measured CMRR and PSRR of the OTA. Low frequency CMRR is
measured as 97 dB and the 3dB point is at 2.5MHz. PSRR is 61dB till 30MHz and the
3dB point is at 35MHz. Fig. 3.12 shows the screenshot of the single ended measured
spectrum of OTA output at 9.5MHz. 2nd harmonic is present partially due to its content
in the input spectrum and also its a single ended measurement. The third harmonic falls
lies within the 3dB bandwidth (502MHz) of the inverting ampliﬁer. The third harmonic
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Figure 3.12: Screen shot of single ended measured spectrum of OTA output at 9.5MHz 900 mVppdiff
distortion at 9.5MHz, 900mVpp,diff is -91.9dB while operating from 0.9V supply.
OTA is designed such that the transistors are in saturation over PVT. Further all
inverters are biased at their meta stable point and hence all transconductance varies in
same direction. PVT insensitivity is veriﬁed by measuring 3rd harmonic distortion with
frequency over power supply and temperature ranges. Fig. 3.13 and Fig. 3.14 shows the
measured 3rd harmonic distortion with frequency over power supply and temperature.
At 9.5 MHz, the variation in 3rd harmonic distortion is 11.5dB with 120 C variation
in temperature. Further IMD variation is 9dB with 18 % variation in power supply.
When the power drops below 0.84V, the cascode current source transistors (M10,M11
in Fig. 7.6) enter into linear region, dropping the loop gain and hence the linearity.
Further inverters has higher open loop linearity than the conventional diﬀerential pair
at the same transconductance. This is because of current limiting in the diﬀerential
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Figure 3.13: Measured 3rd order distortion versus frequency over temperature
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Figure 3.14: Measured 3rd order distortion versus frequency over power supply
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Table 3.1: Measurement summary and comparison with prior art
[4] [8] [9] [6] This work
Technology (nm) 180 350 180 180 40
Supply (V) 0.5 3.3 1.5 1.8 0.9
Power (mW) 0.08 10.5 9.5 5 1.1
Signal BW (MHz) 0.14 20 40 100 10
Noise (nV/
√
Hz) 70 149 23 - 12
Output Swing (Vpp-diﬀ) 0.7 1.3 0.9 1.6 0.9
†
THD (dB) -57† -69 -60 - -90.6
† THD is estimated from IM3
pair and also the body eﬀect incurred by the input transistors. Signal generator limits
the input signal to have the linearity of 92 dB hence at low frequency we get the
maximum linearity to 90dB. Further since the 3dB bandwidth of the OTA is 50x larger
than the operating frequency, the third harmonic component will fall well within the
band. The 3dB frequency of the OTA is 50x larger primarily to have the higher loop
gain at the operating frequency to get the desired linearity. All the transistors in
inverter based ampliﬁers contribute to both signal and noise and hence it has superior
noise performance than diﬀerential pair based ampliﬁers. Further gain in CMRS stage
suppresses the noise contribution from gain and driver stage. The measured integrated
noise over 10 MHz bandwidth is 82 μV rms including the feedback network and is equal
to 37μV rms for the OTA only, which translates to an SNR of 78.7dB for a Vpp−diff =
900mV.
Table 8.1 shows the performance summary and comparison with prior art. Although
this design is an inverter based design, we obtain low frequency PSRR of 61dB and
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CMRR of 97dB. Although [6] has the lowest power supply, the design is biased in weak
inversion limiting signal bandwidth and linearity. Our work has the lowest power supply
with all the transistors in strong inversion. We obtain the best total harmonic distortion
of -90.6dB with an output swing of 0.9Vpp while driving 2pF and 3.4k Ω load. Further
the 3rd harmonic distortion varies only by 11.5dB over 120 ◦C variation in temperature
and by 9dB for 18% variation in power supply.
3.3 Conclusion
This chapter describes a completely inverter based OTA design. Although this design is
an inverter based design, we obtain low frequency PSRR of 61dB and CMRR of 97dB.
This work has the lowest power supply with all the transistors in strong inversion.
We also obtain the best total harmonic distortion of -90.6dB with an output swing of
VDD/2 (450mV) single ended while driving 2pF capacitive load and 3.4kΩ resistive load.
Further the 3rd harmonic distortion varies only by 11.5dB over 120 10 ◦C variation in
temperature and by 9dB for 18% variation in power supply.
Chapter 4
ADC Driver
The demand for hand-held mobile phones and their longer battery life-time motivates
low-voltage integrated circuit design. Mobile video and high-deﬁnition television ap-
plications require high-speed, medium resolution, and low-power design speciﬁcations,
which are the realm of pipelined and SAR ADCs. The SAR ADC has become increas-
ingly popular as it is based on switching rather than amplifying, contains less hardware
than other topologies and it scales well with technology. However, due to its inher-
ent high input capacitance the design of the input driver is becoming more diﬃcult,
especially at lower technology nodes [25]. Further, the design of rail-to rail output am-
pliﬁers is also becoming increasingly diﬃcult at lower technologies due to poor output
impedance and higher threshold voltages. Logic circuits’ static power dissipation limit
the scaling of threshold voltages of transistors. The noise requirements of an operational
transconductance ampliﬁer (OTA) design becomes increasingly more stringent for lower
input voltage swings. Linearity requirements demand high overdrive voltages. On the
other hand high overdrive voltages result in higher noise for the same current.
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Rail-to-rail inputs for an ADC reduce its power consumption while simultaneously in-
creasing the dynamic range. Ring ampliﬁers [26] are a topology that can give rail-to-
rail swing at the cost of increased noise. Passive ampliﬁcation techniques [27, 25] have
demonstrated an ability to amplify signals to rail-to-rail levels at the cost of increased
loading on the driver. An ideal ADC driver should be able to amplify the input signals
to rail-to-rail voltages and sample the signal onto the input capacitor of the ADC. The
requirements on the OTA gain-bandwidth product (GBP) and DC gain keep increas-
ing with increased closed loop gain. Inverter-based designs are becoming the preferred
topologies at lower technologies nodes due to their higher gm/ID eﬃciency [28].
In this work we present an ADC driver which employs a current-mirror based archi-
tecture. Voltage-to-current conversion is done using a passive device and a negative
feedback circuit. The current is ampliﬁed by a current-mirror [18]. A trans-impedance
ampliﬁer (TIA) converts this current back to a voltage with half VDD swing. A passive
RC circuit is used as a ﬁrst-order anti-alias ﬁlter (AAF) before sampling is performed.
Passive ampliﬁcation is employed to amplify the signals to rail-to-rail levels [27]. We
also show that the gain bandwidth product (GBP) and the DC gain of the negative
feedback loop are not aﬀected by the closed-loop gain. Inverters are used as ampliﬁers
in this design and the NMOS devices in the inverters are biased at a semi constant
current biasing resulting in low PVT variations.
4.1 ADC Driver
An ideal ADC driver should be able to amplify the input signal to dynamic range of
the ADC and sample onto its input capacitance. The ampliﬁer used to drive an ADC
can be in discrete time or continuous time. Further it can be open loop or a closed
loop system. An open loop ampliﬁer typically consumes lower power and can operate
at higher frequency. However it is typically more nonlinear than closed loop system as
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Figure 4.1: ADC Driver
gds1 Cp1 gds2 Cp2+CL
gm1 gm2VT Vo
Figure 4.2: Loop gain of the ADC driver
the input is taken across the active elements. On the other hand closed loop system
suppresses the inherent active elements non linearity by its loop gain. Further the loop
gain and unity gain frequency of closed loop system increases with the closed loop gain
and the bandwidth.
Lets assume an ideal ampliﬁer driving the load capacitor CL. The ampliﬁer is designed
to be two stage OTA with unity gain feedback. At lower power supplies, typically an
OTA is used for high gain rather than opamp due to swing requirements. Hence we
can either drive the load directly or drive through resistor and each has its merits as
described below
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4.2 OTA driving load
4.2.1 Driving load capacitor directly
Fig. 4.1 shows single ended schematic of the ADC Driver. Here CL is the input capaci-
tance of the ADC. The OTA in Fig. 4.1 is assumed to be a two stage design for analysis.
In order to evaluate the loop gain and stability, loop in Fig. 4.1 is broken at the OTA
input as shown in Fig. 4.2. Here gds1 and gds2 are the ﬁnite output impedances of the
two stages, Cp1 is the parasitic capacitance at the output of ﬁrst stage, Cp2 is the sum of
the input capacitance of ﬁrst stage (gm1) and parasitic capacitance of the second stage
(gm2) and CL is the load capacitance. The loop gain can be derived as
Vo
VT
=
gm1gm2
gds1gds2
1
(1 + sP1 )(1 +
s
P2
)
(4.1)
where
P1 = −gds1
Cp1
P2 = − gds2
Cp2 + CL
(4.2)
Typically the poles are close to each other thereby reducing the phase margin and
stability. Hence compensation techniques like miller compensation, feedforward com-
pensation, feedback zero compensation etc are used to improve the stability. The power
eﬃcient compensation techniques like feedforward compensation gives rise to pole zero
doublets in sampled data systems.
4.2.2 Driving load capacitor through resistor
Lets consider the case of driving the input capacitance of an ADC through a resistor
as shown in Fig. 4.3. The bandwidth RfCL is assumed to be higher than the signal
bandwidth so that signal is not attenuated by this passive ﬁlter. The OTA here is
assumed to be identical to the OTA used in Fig. 4.1. In order to evaluate the loop gain
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Figure 4.3: ADC Driver
and stability, loop in Fig. 4.3 is broken at the OTA input as shown in Fig. 4.4. The
loop gain can be derived as
Vo
VT
=
gm1gm2
gds1gds2
(
1
1 + s
Cp1
gds1
)
×
⎛
⎝ 1 + sRfCL
s2
RfCLCp2
gds2
+ s
(
RfCL +
Cp2+CL
gds2
)
+ 1
⎞
⎠ (4.3)
The system has three poles and one zero which can be approximated by
Z1R = − 1
RfCL
P1R = −gds1
Cp1
(4.4)
P2R ≈ − gds2
Cp2 + CL(1 +Rfgds2)
(4.5)
P3R ≈ −Cp2 + CL(1 +Rfgds2)
RfCLCp2
(4.6)
The load capacitance and the series resistance creates left half plane zero Z1R. Pole
P1R is created at the output of the ﬁrst stage due to ﬁnite output impedance of the gm1
stage and associated parasitic capacitance. The second stage along with Rf and CL
creates two poles which can be approximated at P2R and P3R. If the load capacitance
is assumed to be much greater than the parasitics (Cp2) and Rfgds2 is less than one,
poles P2R and P3R can be further approximated as Eq. 4.14.
P2R ≈ −gds2
CL
P3R ≈ − 1
RfCp2
(4.7)
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Figure 4.4: Loop gain of the ADC driver while driving capacitive load through resistor
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Figure 4.5: Bode plot of loop gain of ADC driver
Poles P2R and P3R are low and high frequency poles respectively. Pole P3R can be moved
out of the unity gain bandwidth (ωu) by appropriately choosing Rf thereby leaving two
poles (P1R and P2R) and one zero (Z1R) within ωu as shown in Fig. 6.9. The zero
created by Rf compensates the system and unity gain frequency of the system can be
derived approximately as
ωu ≈ gm1gm2Rf
Cp1
(4.8)
The unity gain frequency (Eq. 4.8) to the ﬁrst order depends only on the parasitic
capacitance at the output of the ﬁrst stage and not on the load capacitance. This is
because the load capacitance creates both pole and zero close to each other. The series
resistor Rf is selected such that there is no signiﬁcant signal attenuation on the load
59
capacitor and hence it limits the unity gain frequency (Eq. 4.8) of the system. Further
as the system (Eq. 4.3) is self compensated no external compensation is needed and
hence the driver power is lowered. The series resistor Rf further ﬁlters the noise away
from the signal bandwidth as explained in section III.
Eﬀect of pole zero doublets
The system (Eq. 4.3) is self compensated with left half plane zero at the load. This
created a pole zero doublet in the closed loop transfer function. However since the
output voltage is across the load capacitor rather than across the series resistor Rf and
capacitor CL, it creates a pole exactly at the same location as the zero Z1R. Hence there
is no pole-zero doublet in the closed loop transfer function from Vin to Vout thereby not
aﬀecting the settling time of the ampliﬁer. The zero Z1R helps only in the compensation
of the loop and does not aﬀect the ﬁnal settling of the output on the ADC input
capacitance. The closed loop transfer function can be derived for ADC driver shown in
Fig. 4.3 as
Vo
Vin
=
Adc
aks3 + s2(bk + a) + s(k + b+ AdcZ1R ) +Adc + 1
(4.9)
where
Adc =
gm1gm2
gds1gds2
k =
Cp1
gds1
(4.10)
a =
RfCLCp2
gds2
b = RfCL +
Cp2 + CL
gds2
(4.11)
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The closed loop poles can be approximated as
PC1 ≈ gm1gm2
CL (gds1 + gm1gm2Rf )
≈ 1
RfCL
(4.12)
PC2 ≈ gds1CL (AdcRfgds2 + 1)
RfCL (Cp1gds2 + Cp2gds1) + CLCp1
≈ gm1gm2Rf
Cp1
(4.13)
PC3 ≈ 1
RfCp2
(4.14)
The low frequency pole PC1 is at the cut oﬀ frequency of the series resistor Rf and
capacitor CL and the next pole is at the unity gain frequency (ωu) of the loop gain (Eq.
4.3). The high frequency pole PC3 is dominated approximately by the series resistance
and the parasitic capacitance of the second stage. The 3dB frequency of the closed loop
response is thus dominated by the low frequency pole (PC1) i.e by the series combination
of load capacitance (CL) and the resistor (Rf ).
4.3 Continuous and discrete time ADC driver
The ampliﬁer for driving the ADC can be either in the continuous time or in discrete
time. The series resistance Rf is used in both the designs for comparison. Input is
sampled over the ADC input capacitance CL using the sampling clock φ. The series
resistance Rf helps in compensation as explained in section II and also ﬁlters the out
of band noise which will be explained in this section.
4.3.1 Continuous time driver
Fig. 4.6 shows the circuit schematic of continuous time driver. The closed loop gain of
the driver is assumed to be A. The load capacitance CL is driven through series resistance
Rf . The resistors and the OTA contribute to the noise sampled on the capacitance.
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Figure 4.6: Continuous time ADC driver
Noise Analysis
Input resistors (R), feedback resistor (AR), series resistor (Rf ) along with the switch
and the operational ampliﬁer contribute noise at the output. The noise power spectral
density of the components is given by
v2nR = 4kTR v
2
nAR = 4kTAR (4.15)
v2nRf = 4kTRf v
2
nOTA =
4kTγ
gm
(1 + η) (4.16)
The noise power spectral density at the output is given by
v2nout = 8kTAR+
4kTγ
gm
(1 + η)(1 +A) + 4kTRf (4.17)
The closed loop bandwidth of the system has a 3dB bandwidth of 1/RfCL (Eq. 4.14)
and the integrated noise over the bandwidth is given by
v2nint,out,CT = v
2
nout
∫ ∞
−∞
1
1 +R2fC
2
Lω
2
df (4.18)
v2nint,out,CT =
kT
CL
(
1 +
2AR
Rf
+
γ
gmRf
(1 + η)(1 +A)
)
(4.19)
The noise contributed by series resistor Rf is independent of the value of resistor
Rf . This is because as the value of Rf is increased, there is a reduction in the noise
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bandwidth and corresponding increase in the noise power spectral density leading to
the same integrated noise. The gain bandwidth product of the negative feedback loop
is much greater than the signal frequency resulting in better non linearity suppression
up to the band-edge frequency. If this signal is sampled directly at nyquist all the noise
past the Nyquist signal bandwidth aliases into the signal band. However the resistor
Rf limits the noise bandwidth to be 1/RfCL thereby ﬁltering the noise of the input
resistor, feedback resistor and also the OTA before sampling.
OTA design
If the unity gain bandwidth (UGB) of the OTA is assumed to be ωu,ota, the UGB of the
loopgain ωu is given by
ωu = ωu,ota
1
A+ 1
(4.20)
Finite ωu aﬀects the settling behaviour of the input. The driver for N bit ADC has be
settling atleast to N bit accuracy. Assuming ﬁrst order settling the minimum unity gain
frequency required for N bit settling
ωu,min = 0.69N
fs
2
(4.21)
ωu,ota = 0.69(A+ 1)N
fs
2
(4.22)
where fs is the sampling frequency. With increasing closed loop gain (A), the unity gain
frequency requirement of the OTA is increases as shown in Eq. 4.22. This is because
higher closed loop gain results in higher attenuation in the feedback factor or the loop
gain. However if the closed loop gain is made independent of the feedback factor ,then
the unity gain frequency of the ota (omegau,ota) can be relaxed as explained in section
4.5.
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Figure 4.7: Discrete time ADC driver
4.3.2 Discrete time driver
Fig. 4.7 shows the circuit schematic of discrete time driver. The closed loop gain of
the driver is assumed to be A. Similiar to continuous time equivalent (Fig. 4.6), load
capacitance CL is driven through series resistance Rf . The switches, resistor (Rf ) and
the OTA contribute to the noise sampled on the load capacitance.
Noise Analysis
The switches (whose resistance Rs), the series resistor Rf , the sampling switch and the
operational ampliﬁer contribute noise at output. During the sampling phase (φb), input
is sampled onto the capacitor (AC) and the feedback capacitor is reset. During this
phase the capacitor AC has the noise voltage of
vnint,sam =
kT
AC
(4.23)
During the ampliﬁcation phase the operational ampliﬁer, switch and resistor Rf noise
is sampled on the load capacitance after being ﬁltered by the resistor Rf . The total
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Figure 4.8: Simulation test bench to verify noise ﬁltering
integrated noise in the ampliﬁcation phase is given by
vnint,amp =
kT
CL
(
1 +
γ(1 + η)
gmRf
(1 +A) +A
Rs
Rf
)
(4.24)
The total noise obtained as the sum of Eq. 9.1 and Eq. 4.24 is given by Eq. 4.25.
vnint,out,DT =
kT
CL
(
1 +
CL
C
+
γ(1 + η)
gmRf
(1 +A) +A
Rs
Rf
)
(4.25)
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Figure 4.9: Output noise power spectral density with and without series resistor Rf
Comparing the total noise with continuous time equivalent, discrete time system has
more noise for higher load capacitance and higher sampling frequency. while the noise
of OTA, feedback element and series resistor noise remains same for both the systems,
there is diﬀerence in the noise of the input element. The noise of the input resistor (R)
in continuous time is ﬁltered by the series resistor Rf and load capacitance CL before
sampling while the noise of the switched capacitor resistor is sampled before ﬁltering
by Rf and CL (Eq. 9.1).
OTA design
Similar to the continuous time equivalent the operational ampliﬁer’s minimum unity
gain frequency, ωu,ota required for N bit accuracy in settling is given by
ωu,ota = 0.69(A+ 1)N
fs
2
(4.26)
The requirements on the unity gain frequency is increased with increase in the closed
loop gain
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Figure 4.10: cumulative noise integral with and without series resistor Rf
4.4 Simulation to verify noise ﬁltering
In order to verify the noise ﬁltering by the series resistor Rf , simulation is performed
using ideal voltage controlled voltage source to isolate the compensation eﬀect of Rf . In
this simulation, only the input resistor (1K) and the feedback resistor (1K) contribute
noise. Fig. 4.8 a) and b) shows the simulation test bench of the ideal voltage controlled
voltage source driving load capacitance (C = 4pF) with and without series resistor Rf .
The signal bandwidth of the RfC bandwidth are 50MHz and 66MHz respectively in
this simulation.
Fig. 4.9 shows the output noise power spectral density at the output of the driver. Blue
and red colours indicate the noise with and without resistor respectively. The inband
noise is higher for the driver with resistor due to additional noise component (Rf ) in
the system. However the out of band noise is higher for the driver without resistor as it
ﬁlters the ampliﬁer noise. Fig. 4.10 shows the running integral of the output noise with
frequency. The driver with resistor has 2.65X lower integrated noise compared to the
driver without resistor.
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Figure 4.11: Block diagram of the rail-to-rail output sampled ADC driver
4.5 ADC Driver Architecture
The architecture of the proposed ADC driver is shown in Fig. 4.11. The proposed ADC
driver exploits the current mirror for linear ampliﬁcation. The input voltage is converted
to a current using a passive resistor and negative feedback. This linear current is then
fed to the current-mirror where ampliﬁcation is performed. The ampliﬁed current is
then converted back to voltage by a trans-impedance ampliﬁer with a half VDD swing.
A passive anti-alias ﬁlter is used to ﬁlter the noise above the 3-dB bandwidth of the
trans-impedance ampliﬁer after which sampling is performed. The ﬁnal ampliﬁcation
to rail-rail swing is done passively for better linearity. For an ampliﬁer with perfect
eﬃciency the power required to charge a capacitor is
P = 12CV
2f (4.27)
It can be seen from Eq. 4.27 the power required to charge a capacitor (C) to a voltage
V is the same as charging a capacitor (4C) to V/2. However, charging the capacitor to
V/2 level gives a linearity advantage to the ampliﬁer. This principle is used and then
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followed by passive ampliﬁcation to result in a rail-to-rail output swing which is ready
for the ADC (or is the SAR ADC capacitor itself).
4.6 Components of the ADC Driver
Fig. 8.1 shows the detailed circuit diagram for the ADC driver, the V-to-I, the current-
mirror, the TIA, the RC AAF, the passive-ampliﬁer and sampler that were shown in
Fig. 4.11. The actual design implemented is diﬀerential in nature.
4.6.1 Current Mirror Design
The voltage to current conversion is done using negative feedback as shown in Fig. 8.1.
The OTA1 maintains the node Vx at the meta stable voltage VM of biased inverter (ac
ground). As a result the input voltage is converted to a current using a passive resistor
R. The resistor current is absorbed by the inverter of size 1 by changing its gate voltage
appropriately. The inverter of size m also has the same gate voltage and hence it absorbs
a current of m times the input current. As a result we get an ampliﬁcation by a factor
of m in current mode. OTA1 is designed as a cascade of two semi constant current
biased inverters as shown in Fig. 8.2. All the inverters used in this design are multiples
of the unit semi constant current biased inverters and therefore track with the PVT
variations. Inverters have the advantages of the best gm/ID eﬃciency while supporting
a high linear operating range for an appreciably large voltage swing.
The OTA1 along with the inverter I1 forms a negative feedback loop which is indepen-
dent of the closed loop gain apart from the loading caused by the gate capacitance of the
inverter of size m. However, unlike inverting ampliﬁer where the unity gain frequency
and the DC gain scale with the closed loop gain, the loop parameters do not signiﬁcantly
depend on the closed loop gain. Hence the loop has to be designed only for gain 1 and
the closed loop gain can be obtained by increasing the number of inverters (m), without
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Figure 4.12: Circuit schematic for the ADC driver
signiﬁcantly aﬀecting the stability and power of the loop. This facilitates the design of
a negative feedback loops at higher frequency. This is further veriﬁed by simulating the
power at diﬀerent closed loop gain factors, m and the results are plotted in Fig. 4.13.
The blue and green colors show the power of the inverters with sizes 1 and m and OTA1.
The power of the inverter increases as the number of ﬁngers increases with closed loop
gain. The OTA1 power remains approximately constant in this simulation.
Noise Analysis
The input resistor R, OTA1 and the inverters contribute to the noise. The noise power
spectral density of resistor R, OTA1 and inverters are given by 4kTR, 4kT γgm,inv and
4kT γgm,OTA1 respectively. The input referred noise of the voltage to current conversion
circuit is given by Eq. 8.7.
v2n,1 = 4kTR
(
1 +
γgm,invR
1 + 1m
+
γ(1 + η)
gm,OTA1R
)
(4.28)
The noise of the input resistor R and inverter noise adds directly at the input. The noise
of the output inverter (size m) and OTA1 noise get divided by the closed loop gain (m)
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1
Figure 4.13: Simulation of the voltage to current converter circuit over diﬀerent closed loop gain
and gm,OTA1R and appear at the input. As seen in Eq. 8.7, the trans-conductance
of the inverter (gm,inv) must be small and that of the OTA (gm,OTA1) must large for
low noise. Hence, the input inverter is designed to have a lower aspect ratio thereby
consuming lower current. Since gain is obtained by mirroring this inverter, the overall
power is also minimized. The OTA1 is designed for a higher trans-conductance for low
noise and high loop gain.
Non linearity Analysis
Non-linearity in the current mirror is due to gm and gds non-linearity of the transistors.
The OTA1 in negative feedback adjusts the gate voltage of inverter I1 to absorb the
input current. The input current is created by using a passive resistor and hence it is
linear. If the transconductance of the inverter is assumed to have a nonlinear function
f(x), then the gate voltage of the inverter (I1) can be expressed as
Vg = f
−1
(
Vin
R
)
(4.29)
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Since the inverters I1 and I2 share the same gate voltage, the output current is the
ampliﬁed version of the input current and is given by
Io = mf(Vg) = mf
(
f−1
(
Vin
R
))
= m
Vin
R
(4.30)
Any gm nonlinearity in the input inverter is reﬂected by a change in the output voltage
of OTA1. As the output inverter has the scaled size (m) of the input inverter, any
gm nonlinearity that is introduced gets canceled. The output current is taken in a low
impedance node due to the trans-impedance ampliﬁer. Since both the drains of the input
and output inverters are held at the same common mode voltage (VM ), the diﬀerences in
their respective gds non-linearity is greatly reduced. Additionally, diﬀerential or pseudo-
diﬀerential implementations suppress even order harmonics. The eﬀectiveness of this
non-linearity cancellation relies on the matching of the transistors and the loop gain of
negative feedback loop. Therefore, these inverters are carefully layed out using common-
centroid techniques to reduce any systematic mismatch. The random mismatch can be
reduced by increasing the sizes of the transistors.
4.6.2 Trans-impedance Ampliﬁer (TIA) Design
The trans-impedance ampliﬁer is used to convert the output current from the current
mirror to voltage. It is designed using three biased inverters as OTA2 (Fig. 8.2) with
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Figure 4.15: Comparison of inverting (a) and transimpedance (b) ampliﬁers
a feedback resistor. The ampliﬁed current from the current mirror is converted back
to voltage by the feedback resistor (nR). Since the current-mirror inverter providing
the input is designed for low bias current (for low noise purposes), it has a higher
output impedance than the feedback resistor (nR) of the trans-impedance ampliﬁer.
The loop gain of an ideal trans-impedance ampliﬁer is the loop gain of the operational
ampliﬁer itself as the feedback factor is one. Hence to ﬁrst order, the loop gain of the
transimpedance ampliﬁer is independent of the closed loop gain. In reality the ﬁnite
output impedances of the inverter I2 reduces the feedback factor slightly.
Noise Analysis
The trans impedance ampliﬁer diﬀers slightly from the inverting ampliﬁer in terms of
feedback factor. Fig. 4.15 shows the comparison of a trans-impedance ampliﬁer and an
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Figure 4.16: Micrograph of the ADC Driver
inverting ampliﬁer. The operational ampliﬁer is assumed to be identical in both the
cases for comparison purposes. The OTA noise (v2n,2) is ampliﬁed by the gain of n+ 1
in an inverting ampliﬁer and it appears directly at the output for a trans impedance
ampliﬁer. Hence for a trans-impedance ampliﬁer, the OTA noise ampliﬁcation doesnot
depend on the closed loop gain. Feedback resistor adds noise directly at the output.
Increasing the feedback resistor increases its noise contribution but ampliﬁes the signal
itself. The output referred noise of the trans-impedance ampliﬁer is
v2n,2 = 4kTR+ v
2
n,OTA2 (4.31)
where vn,OTA2 is the input-referred noise of OTA2.
The ﬁrst stage in OTA2 is designed with a large overdrive voltage for linearity reasons.
In the TIA the OTA gain and bandwidth are not aﬀected by the closed loop gain except
for loading, unlike for an inverting ampliﬁer, which allows a 10dB improvement in GBP
and DC gain which yields a 28dB improvement in the IMD for a closed loop gain of
n = 2.
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4.6.3 Anti-Alias Filter
The loop gain for a well compensated system rolls of at the rate of 20dB/dec near the
unity gain frequency. The unity gain frequency of the loop gain is approximately the
3 dB bandwidth of the closed loop system. The nonlinearity is suppressed by the loop
gain in a feedback system. However since the loop gain starts to roll oﬀ well before the
3 dB bandwidth of the closed loop system, the linearity performance is degraded for
signals near the 3dB bandwidth. Hence the unity gain frequency is typically much larger
than the signal bandwidth. This allows for signals near the band edge to have a higher
linearity. However increasing the loop unity gain frequency increases the integrated
noise thereby degrading the noise performance. The noise of the ﬁrst order system with
3dB bandwidth of ω3db is given by
v2n =
kTγ(1 + η)
gm
ω3dB (4.32)
where η is the excess noise factor of the OTA. Hence in this work, we mitigate this using
a passive RC circuit to do a ﬁrst-order anti-alias ﬁlter utilizing Rf in Fig. 8.1 and the
sampling capacitors. The 3dB bandwidth of the RC circuit is selected to be two times
the signal bandwidth to have minimal residual attenuation at the band edge frequency
while ﬁltering an appropriate amount of noise. Since it is a passive circuit, it doesn’t
deteriorate the linearity of the circuit. This resistor also servers as the compensation of
the loop as the resistor in series with sampling capacitor creates a left half-plane zero
which increases the phase margin of the loop. It also reduces any eﬀects of switching
transients from the sampler onto OTA2.
4.6.4 Sampler
The input signal to the sampler is half Vdd (1Vpp−diﬀ) and is sampled on a 4pF capacitor
at 100MS/s to be used for passive ampliﬁcation at a later stage. We designed an normal
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RC sampler. Two samplers copies are clocked in a ping-pong fashion to maintain a
constant OTA load. This features using a time interleaved ADC onto the two sampling
capacitors.
4.6.5 Passive Ampliﬁcation
Passive ampliﬁcation is employed to get a rail-to-rail output [27]. A passive ampliﬁer
introduces less noise (kT/C) compared to an active ampliﬁer (ηkT/C, where η is the
excess noise factor of the active ampliﬁer) and is also inherently highly linear. As for
conventional passive ampliﬁer, sampled voltage is simply doubled by series connection of
two capacitors in Φ2 high phase in Fig. 8.1. The diﬀerential output Voutd and common-
mode Voutcm are calculated as
Voutd = 2(Vin+ − Vin−) (4.33)
Voutcm =
C2
C1 + C2
Vdd (4.34)
In this design C1 and C2 are set to the same capacitance of 500fF, which corresponds to
the common mode voltage of 500mV. Further this passive ampliﬁer provides common-
mode rejection and sets the output common-mode voltage of the ADC at half Vdd.
In addition, it achieves an area reduction of the sampling capacitor and requires no
reference voltage.
This ADC gives a gain of 8 with 2 due to current mirror in current domain, 2 due
to ratio of resistors in converting voltage to current and back to voltage and 2 due to
passive ampliﬁer.
4.7 Measurements
The proposed ADC driver Fig. 7.21 is fabricated in a 65nm CMOS general purpose
technology. The area occupied by the driver is 0.0084 mm2 out of which 74% are
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Figure 4.17: Magnitude response of the ADC Driver
sampling capacitors. An open-drain PMOS (IO device) source-degenerated diﬀerential
pair is used to drive the output oﬀ-chip. Phase and amplitude matched 50Ω baluns
were used to interface with single-ended equipment. Sharp band pass ﬁlters were used
to clean the harmonics generated by the signal generators. The measurement results are
discussed below. The sampler in ADC is clocked with 100MHz clock to sample signal
upto bandwidth of 50MHz.
Fig. 4.17 shows the magnitude response of the ADC driver up to 100MHz. Although
the sampling frequency is 100MHz, signal magnitudes upto 100MHz is measured by
its aliased components. The ﬂat magnitude response with no peaking indicates a well
compensated system. The closed loop gain is 15.66 dB at the Nyquist frequency of
50MHz and 17.9dB at 1MHz. The 3dB frequency is 57MHz which is higher than the
signal bandwidth(50MHz) to reduce any attenuation in signal bandwidth.
The entire ADC driver consumes 2mW of power from a 1V supply. Fig. 6.13 show the
measured IIP3 of the driver with input tones at 49MHz and 50MHz. Third harmonic
rises thrice as fast as the fundamental. The circles and diamonds indicate the mea-
surement points of fundamental tone and third order intermodulated component. An
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Figure 4.19: Measured IMD for 2Vpp-diﬀ output with 1MHz tones separation. Red, blue and green lines
indicate three diﬀerent chips
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Figure 4.21: Measured IMD with tones at 50MHz separated by 1MHz across chips
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Figure 4.23: Measured IMD with tones at 50MHz separated by 1MHz
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Figure 4.24: Screen capture of the noise measurement
OIP3 of 46dBm is achieved in the design and the output follows the OIP3 extrapolation
lines even for a rail-to-rail output swing. The measured IIP3 is 24.82 dBm. The higher
linearity even at rail-rail swing is due to the passive ampliﬁer. Fig. 4.19 shows the
intermodulation distortion (IMD) across the input frequency for three diﬀerent chips.
The IMD for the full rail-to-rail swing is −67dB and varies to −60 dB across 10 chips.
The temperature dependence of IMD is shown in Fig. 4.20. At the Nyquist frequency
the IMD varies by only 4dB over 80 ◦C due to the semi-constant current biasing of the
inverters and the fact that all blocks in the design are multiples of the unit bias inverter.
Fig. 4.21 shows the intermodulation distortion at the Nyquist rate for rail to rail output
swing across 10 chips. Fig. 4.23 shows a screen capture of a particular test result for
two-tone inputs at 49 and 50MHz.
In order to study the eﬀect of transistor mismatch, a 100 point monte- carlo simula-
tion is done on ADC driver as shown in Fig. 4.22. The mean simulated value of the
intermodulation distortion is obtained as 70 dB with standard deviation of 6.394dB.
Fig. 4.24 show a screen capture of the noise measurement up to 50MHz for the 100MS/s
output. We get a uniform noise ﬂoor because of aliasing of out of band noise. The
buﬀer used in the noise measurement has an attenuation of 7dB and hence the actual
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Table 4.1: Summary and comparison with prior art
This
[18] [29] [26]
work
Tech (nm) 65 65 180 90
Supply (V) 1.0 1.2 1.8 0.9
Power (mW) 2.0* 1.56 4.1 19.1
Area/N (mm2) 0.0084* 0.0057 0.065 0.073
BW (MHz) 57 58.7 10 30
Noise (nV/
√
Hz) 17 80.7 20 26.0
Output Swing (Vpp-diﬀ) 2 0.4 0.75 0.33
O/P Ratio (Vpp-diﬀ/VDD) 2.0 0.33 0.42 0.37
OIP3 near fc (dBm) 46 33 41.5 34.3
†
DC Gain 8 1 1 1
SFDR† near fc (dB) 60 55.8 60.3 65.5‡
FOM (aJ) 35 23.1 42.0 44.9
* Includes sampling capacitor area, drive and clocking
power
† SFDR (dB) = 23 [ OIP3 (dBm)−Gain (dB)− Pnoise (dBm) ]
‡ Estimated SFDR: DR=65.5dB, low freq. THD=65.2dB
82
noise ﬂoor is at −124dBm. The total integrated output noise is 1mVrms resulting in an
SNR of about 60dB. Although this work is about an ADC driver with a voltage gain
of 8 and a sampler, this design can be thought of as a ﬁrst-order AAF for comparison
purposes and hence we use the ﬁlter FOM [29].
Table 8.1 summarizes our design and compares it with other published state-of-the-art
ﬁlters with cutoﬀ frequencies in this range. The noise ﬁltering by the series resistor and
its ability to compensate the system lead to lower noise performance and lower power.
For a fair comparison, we have divided the area by the order of the ﬁlter. We get the
best IMD (−65dB) at full rail-to-rail swing sampled at 100MS/s. The output follows
the OIP3 extrapolation lines even at rail to rail swing and the OIP3 measured is 46dBm.
Although power of a system increases with gain, we get the state of art ﬁgure of merit
and power when compared to a ﬁlter of gain 1. The driver can take a small signal swing
directly from the AGC/ RF front end and amplify to rail to rail for ADC while still
maintaining the SNR and SFDR for 10 bit accuracy.
4.8 Conclusion
The proposed architecture is signiﬁcant because it can bridge the gap between the
limited swing provided by circuits preceding ADCs and the power and noise advantages
provided to ADCs in scaled technologies by full scale input swings. This work achieves
the best output swing to VDD ratio at lower power supplies with a linearity (IMD) of
65 dB at Nyquist rate with comparable ﬁgure of merit (35aJ) with a DC gain of 8. A
semi-constant current biasing scheme reduces the PVT variation. The intermodulation
distortion variation across 10 chips is 6dB and 4dB across a temperature variation of
120 ◦C
Chapter 5
Current Mirror Based Filter
Analog baseband circuits, including ﬁlters and programmable gain ampliﬁers (PGA), are
indispensable in wireless sensors and communication systems. Portable devices continue
to drive the need for circuits that achieve low power without sacriﬁcing linearity. These
analog baseband ﬁlters typically consume tens of mW and and have a considerable
impact on the the total power consumption of a transceiver. Wireless receivers today
demand low-noise and linear baseband channel select ﬁlters to accommodate the large
dynamic range of the input signals. Power dissipation and die area of these ﬁlters must
also be as small as possible. Analog frond ends are usually integrated with digital
function blocks in recent mixed-signal Soc applications including data communication
and image processing systems. Low power and small area ADCs with 8b to 10b accuracy
operating several tens of MS/s are considered important building blocks. However each
ADC has to he preceded by a front end anti-alias ﬁlter with cut oﬀ frequency in MHz
range. There are two major concerns when we design a wideband LPF. One is the
selection of ﬁlter LCR prototype, that is, Butterworth, Chebychev, bessel etc. The
other is the selection between Gm-C and active-RC.
Active ﬁlters are implemented using Gm-C, active-RC, or Gm-OTA-C techniques [30].
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Figure 5.1: Passive RC low pass circuit and its feedback model
Gm-C ﬁlters are capable of high-speed operation due to their open-loop nature [31].
Open-loop operation also means that the Gm-C ﬁlter linearity is limited by the transis-
tor’s inherent non-linearity. Increasing the overdrive voltage improves the linearity at
the expense of higher power and higher noise. Any attempt to linearize the Gm results
in a higher noise. Another way to improve Gm-C ﬁlter linearity is through the use of
source follower based Gm-C ﬁlters [32] to exploit the increase in linearity with reduced
overdrive voltage, resulting in high linearity and lower power consumption. The major
drawback, however, is the limited output swing. Active-RC ﬁlters use OTA-based inte-
grators, resulting in a linearity that is only limited by the swing at the virtual ground
node of the ampliﬁer [29]. Hence, their linearity and noise performance is usually better
than that of Gm-C ﬁlters. However, bandwidth requirements of the ampliﬁer result
in a higher power consumption. Ampliﬁer eﬃciency can be improved through the use
of push-pull buﬀers, leading to an eﬀective increase in the ﬁlter bandwidth [33] at the
expense of output swing.
Active RC ﬁlters are realized typically using an active inductor obtained by cascading
integrators. The quality factor of the integrators determine the maximum quality factor
that can be obtained in these ﬁlters. Active RC ﬁlter can be derived from an low pass
RC circuit as discussed below. Fig. 5.1 shows the passive RC circuit and its feedback
model. The resistor R converts the diﬀerence between the input and output voltage to
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Figure 5.2: Active RC integrator
current. The current gets integrated onto the capacitor. The passive RC circuit can
be assumed as an integrator with unity gain feedback around it. The integrator can be
realized by breaking the feedback. One way of breaking the feedback is to make the
current created by resistor independent of the output voltage. The capacitor node can
be held at virtual node by sinking the current Vin/R through the capacitor from an
OTA as shown in Fig. 5.2. Now the resistor converts only the input voltage rather than
the diﬀerence between input and output voltage to current. This breaks the feedback
loop to realize an active RC integrator.
The pole of passive circuit lies in the left half plane as they are lossy. The active RC
integrator moves the pole of a passive RC ﬁlter from left half plane to origin. Active
RC ﬁlters use cascade of active integrators to realize the transfer function. Hence active
RC ﬁlters moves the poles of integrator from origin again to left half complex plane
to realize the ﬁlter transfer function. In this work, butterworth ﬁlter is designed by
moving the poles of the passive low pass ﬁlter directly to the complex plane rather than
moving the poles to origin and then to complex plane. The crosses in Fig. 5.3 indicate
the location of the poles. The black crosses are the original poles due to an passive
RC circuit. In conventional integrator based architectures, the poles move from left
half plane to origin (red crosses) and then to appropriate pole location as dictated by
the ﬁlter. However in proposed architecture poles move directly to the complex plane.
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Figure 5.3: Poles in an active RC ﬁlter
This gives an advantage of power and noise due to reduced low impedance nodes over
conventional active RC ﬁlters as explained in ﬁlter architecture
We present a new ﬁlter design that relaxes the power-linearity trade-oﬀ. Unlike conven-
tional integrators, in the proposed design the unity-gain frequency (UGF) of the overall
integrator coincides roughly with the UGF of the ampliﬁer. Moreover, signal process-
ing is performed in the current domain throughout the whole signal chain, reducing the
number of low impedance nodes and power supply limitations. Also, no additional com-
pensation capacitors are needed since the ﬁlter capacitors themselves compensate the
ampliﬁer. As will be shown, this results in both reduced area and power consumption.
5.1 Integrator Design
An active-RC or Gm-C integrator, as shown in Fig. 5.4(a) and Fig. 5.5(a), form the core
of integrated continuous-time active ﬁlters. Due to the high quality of integrated resistor
and capacitors available, the performance of these topologies are primarily limited by
the linearity, gain, and bandwidth of the integrator. Here, we introduce a new design
and compare it to conventional designs. The OTA is realized as a simple ﬁve-transistor
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Figure 5.4: A conventional active-RC integrator (a) and the proposed integrator (b).
diﬀerential pair. This is followed by an analysis of the gain and bandwidth limitation
eﬀects upon them and the advantages provided by the proposed design.
In the case of an active-RC ﬁlter, we shall assume that the ampliﬁers can be broken up
into a high-gain stage followed by a class AB driver (inverter) for best power eﬃciency as
shown in (a). The conventional active-RC structure, shown in Fig. 5.4(a), is modiﬁed
as shown in (b) to form the proposed inverter-based integrator design. The loading
of the integration capacitor is removed from the feedback loop, easing the bandwidth
requirement of the ampliﬁer. The active elements now eﬀectively function as a current
mirror with scaling factor k determined by inverter sizing. The inverters have a high
gm/Id eﬃciency, wide swing, and scale very well with technology. The additional degree-
of-freedom introduced by adding the current gain can be used to control the root locus
of the proposed biquad in Section 5.2.1.
The proposed integrator can also be compared to a Gm-C integrator by redrawing the
circuit as in Fig. 5.5(b). The nonlinearity of a Gm-C integrator is primarily determined
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Figure 5.5: A conventional Gm-C integrator (a) and a functional diagram of the proposed design which
linearizes its Gm-C output section (b).
by the nonlinearity in the transconductance and of the ﬁnite output impedance. As
in Gm-C integrators, increasing the channel length and cascoding the output reduces
the non-linearity eﬀects due to the ﬁnite output impedance. In this case, the overall
nonlinearity is dominated by the nonlinearity in the transconductance.
In the proposed design, shown in Fig. 5.5(b), the current supplied by the feedback
transconductance is always equal to the current introduced by the resistor. Any nonlin-
earity in the feedback transconductance is reﬂected by a change in the output voltage of
the high-gain stage. As the feedback transconductance (−gm) and the output transcon-
ductance (−kgm) are matched, any nonlinearity introduced by the transconductor is
canceled. Non-linearity in the current mirror is due to gm and gds non-linearity of the
transistors. The OTA in negative feedback adjusts the gate voltage of gm cell (gm)
to absorb the input current. The input current is created by using a passive resistor
and hence it is linear. If the transconductance of gm cell (gm) is assumed to have an
nonlinear function f(x), then the gate voltage of the gm cell (gm) can be expressed as
Vg = f
−1
(
Vin
R
)
(5.1)
Since the gm cells gm and kgm share the same gate voltage, the output current is the
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ampliﬁed version of the input current and is given by
Io = kf(Vg) = kf
(
f−1
(
Vin
R
))
= k
Vin
R
(5.2)
Our design relies on the matching of the transistors. For this reason the inverters use a
common-centriod layout to reduce systematic variations. As can be seen intuitively, as
in Gm-C ﬁlters, any extra load capacitance (ADC sampling capacitor) can be eﬀectively
absorbed into this ﬁlter capacitor. This enables to sample the ﬁltered signal onto the
ADC sampling capacitor without additionally loading the ampliﬁer.
5.1.1 Non-Linearity Cancellation
This design primarily relies on the non-linearity cancellation Fig. 5.6 of a current mirror.
Here resistor R converts voltage to current and it is absorbed by the inverter. The OTA
produces a voltage at the gate of inverter which is required to absorb that current.
If the trans conductance of the inverter is assumed to have the transfer function f(V)
then the gate voltage required to absorb the current Vin/R is given as f
−1(Vin/R).Since
this voltage is given to an identical inverter the output current of that inverter will be
f(f−1(Vin/R)) = (Vin/R) canceling the non linearity of the inverters. If the transistors
follow square law, OTA forces the voltage Vint at the gate of the inverter.
Vint =
√(
2Vin
Rβ
)
+ VT (5.3)
where β = μnCoxW/L and VT is the threshold voltage. Since this is the gate voltage of
another identical inverter output current is given by
Io =
β
2
(Vint − VT )2 = Vin
R
(5.4)
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Figure 5.6: Non-Linear Cancellation in proposed integrator
Eﬀect of Mismatch in inverters
The Inverters I1 and I2 can have mismatch between them, primarily due to mismatch of
the threshold voltage and aspect ratio in transistors resulting in an oﬀset. If we model
the oﬀset in the inverters as Voff as shown in Fig. 5.6, then
Vint = f
−1(
Vin
R
) (5.5)
Io = f(Vint + Voff ) ≈ f(Vint) + Vofff ′(Vint) (5.6)
Io = f(f
−1(
Vin
R
)) + Vofff
′(Vint) (5.7)
(5.8)
Io =
Vin
R
+ gmVoff (5.9)
For oﬀset voltages less than the input voltage we can approximate the function f using
taylor series as shown in Eq. (5.9). This will result in an oﬀset current. However if the
Voff is comparable with the input voltage Vint, gm in Eq:(5.9) will be nonlinear resulting
in the incomplete non linear cancellation. Fig. 7.13 shows the 100 point monte carlo
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Figure 5.7: Monte carlo simulation on the current mirror
simulation on the current mirror. The output current is taken at the low impedance
node to isolate the gm non linearity. The simulated mean intermodulation distortion
is 105.6dB and the standard deviation is 8.2 dB. For best nonlinear cancellation the
trans conductance of the inverters should be as small as possible which in turn trans-
lates to lower aspect ratio and lower current. The random mismatch can be reduced
by increasing both the width and length of the transistor proportionally. The lower
transconductance on the current mirror also results in lower noise.
Comparision with conventional Gm-C Integrator
In an convention Gm-C integrator the non-linearity is primarily governed by the
transconductance(gm) linearity and ﬁnite output impedance (gds) linearity. Higher the
transconductance of higher bias current results in lower gm nonlinearity and higher the
output impedance results in lower output impedance non-linearity. However higher bias
current to reduce the gm non-linearity reduces the output impedance of the transistor
thereby increasing the gds non-linearity. Any gm linearization technique results in higher
noise. Hence optimal bias current is at the point where the non-linearity due to gm and
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gds becomes equal if it is not limited by the noise.
In this technique since we cancel the non-linearity of the trans conductance, the gm
non-linearity is reduced resulting in the non-linearity only due to gds. Since lower gm is
appreciated for lower noise and lower mismatch, the transconductances are biased with
lower biasing current and lower aspect ratio resulting in higher output impedances. This
translates to lower gds non-linearity and higher Quality factor in the ﬁlter.
5.1.2 Bandwidth limitation eﬀects
In the integrator design of , the ampliﬁer should be compensated and its transfer function
can be approximated by H(s)=A0/(1+s/ωp), where A0 is the DC gain and ωp is the
3dB frequency of the compensated two-stage system. We study the eﬀect of ﬁnite gain
and the ﬁnite unity gain bandwidth separately. The ﬁnite gain of the ampliﬁer results
in a gain error in both circuits. In order to understand the eﬀect of ﬁnite unity gain
bandwidth of the ampliﬁer upon the integrator, we assume the DC gain to be inﬁnite
and its unity gain bandwidth as ωu so the transfer function of the ampliﬁer can be
approximated as ωu/s.
The transfer function of an active based integrator with bandwidth limitation is thus
given by below.
Hrc(s) =
−1
sRC
(
1 + 1RCωu
)(
1 + s(ωu+1/RC)
) (5.10)
The ﬁnite ωu primarily has two eﬀects on the integrator. First, it modiﬁes the unity
gain frequency of the overall integrator. Second, it introduces additional phase delay.
The result is that the UGB (ωu) of the ampliﬁer has to be much greater than the UGB
of the integrator so the eﬀect upon the integrator is negligible. For example, if ωu is 4
times 1/RC, then the UGB of the integrator is reduced by 20%.
In the inverter-based design, the ﬁnite ωu does not alter the unity gain frequency of the
integrator. However, the additional phase delay due to the ﬁnite ωu still remains. The
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transfer function of the proposed inverter-based integrator can be derived as shown in
below.
Hpr(s) =
−1
sRC
(
1 + sωu
) (5.11)
When we use this integrator in a biquad, the delay increases the Quality factor of the
ﬁlter.
5.1.3 Gain limitation eﬀects
If we assume that the ampliﬁer has inﬁnite bandwidth but ﬁnite DC gain (A0), its eﬀect
on an active-RC and the proposed integrator is given in . The frequency independent
scaling factor due to ﬁnite gain is Af =A0/(A0 + 1) and r0 is the output impedance of
the Gm cell.
Hrc = − Af1
A0+1
+sRC
Hpr = − AfR
r0
+sRC
(5.12)
As seen in Hrc, the DC gain of the active-RC based integrator is primarily dependent
on the gain of the ampliﬁer. For the proposed integrator, Hpr shows that, like a Gm-C
integrator, the DC gain is primarily limited by the output impedance of the transcon-
ductor.
5.1.4 Noise analysis
The inverter, resistor and the OTA contributes noise. The output noise spectral densities
of resistor, inverter and OTA is given by
I2R =
4kT
R
(5.13)
I2I = 4kTγ(gmp + gmn) (5.14)
I2OTA = 4kTγgm(1 + η) (5.15)
where gmp, gmn, gm are transconductances of the pmos and nmos transistors in the
inverter and OTA, /eta is the excess noise factor of the OTA.The input referred noise
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Figure 5.8: Noise sources in the proposed Integrator
of the integrator is given by
v2n = 4kTR
(
1 + γ (gmp + gmn)
(
1 +
1
m
)
R+
γ(1 + η)
gmR
)
(5.16)
The resistor noise and the input inverter noise directly adds at the input. Output
inverter noise is divided by the current mirror ratio when referred to the input. OTA
noise is divided by gmR when referred to the input. For lower noise performance the
inverter trans conductance should be as as small as possible. This is obtained by using
lower aspect ratio for transistors in inverters. However the OTA should have the largest
trans conductance for lower input referred noise.
5.2 Filter Design
Unlike active-RC or Gm-C integrators, the proposed integrator cannot be directly cas-
caded due to ﬁnite low input and high output impedance associated with them. Cascad-
ing the proposed integrators results in a low pass ﬁlter. It is shown in that a biquad can
be designed using cascaded low pass ﬁlters and a gain element in feedback. The negative
feedback pushes the real poles to the complex plane resulting in required butterworth
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Figure 5.9: Current mode low pass ﬁlter based Biquad
response. Unlike traditional active-RC ﬁlters, this ﬁlter is designed in current mode. In
FIG, all the inverters are shown as transconductance cells as we will be operating them
in their active region. The common mode feedback circuit is not shown for the sake of
clarity.
5.2.1 Current-domain biquad
The low pass ﬁlter current mode biquad is shown in Fig. 5.9. The resistor R1 with OTA
virtual node converts the input voltage into current. The biquad consists of two real
poles placed in negative feedback with gain block. Resistors R2, R3 and capacitors C2,
C3 provides two real poles. The gain is obtained by the current mirror ratio k2, k3. The
gain in negative feedback moves the poles from real axis to desired ﬁlter pole locations
on the complex plane. The second low pass ﬁlter in the biquad has a positive gain.
However, in a diﬀerential architecture we can swap the wires for positive gain for the
output inverter Gm. The DC gain, center frequency ωo, and quality factor (Q) for this
biquad are as follows:
ADC = −R3
R1
(
k2k3
k2k3+1
)
ωo =
√
k2k3 + 1
R2C2R3C3
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Q = ωo · R2C2R3C3
R2C2 +R3C3
(5.17)
The poles of this biquad are given by Eq. (5.18) where U = R2C2+R3C3 and V =
R2C2R3C3.
ωp1,p2 =
−U ±√U2−4(k2k3+1)V
2V
(5.18)
DC gain is primarily decided by the resistor R1 which converts the voltage to current
and the resistor (R3) which converts the current back to voltage and also on the current
mirror ratio (k2, k3). In order to have unity DC gain the resistor R3 is choosed to
be R1(1 + k2k3)/k2k3. The cut oﬀ frequency is independent of the resistor R1 which
converts voltage to current since the biquad is in current mode and only R2, R3, C2, C3
steer the current in the biquad. If we have the products R2C2 and R3C3 to be equal
then we have the quality factor independent of the ﬁlter components to be
Q =
√
1 + k2k3
2
(5.19)
This allows for the constant Q at diﬀerent cut oﬀ frequencies.
If the current gain product k2k3 is greater than (R3C3−R2C2)2/(4R2C2R3C3), the
poles split into a complex conjugate pair. These poles can be appropriately placed
in the complex plane by choosing the current gain. This condition is easily met for
practical design values (i.e. k2 and k3 > 1, and RC time-constants not overly distant
from one another). The quality factor can be increased by choosing a higher current
gain (k2 and k3) unlike in an active-RC or Gm-C ﬁlter where it is limited by the DC
gain of the ampliﬁer or the ﬁnite output impedance of the transconductor, respectively.
5.2.2 Eﬀect of OTA nonidealities on Biquad
The OTA is used in negative feedback to create low impedance nodes and is realized
using a ﬁve transistor diﬀerential pair. The OTA is assumed to be one pole system with
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Figure 5.10: Eﬀect of OTA non-idealities on Biquad
dc gain of AOTA and 3dB bandwidth of ωp as shown below
Vout,OTA
Vin,OTA
=
AOTA
1 + sωp
(5.20)
The transfer function of the biquad can be approximated as
Vo
Vin
=
ADCω
2
o
s2 + sωoQ + ω
2
o
1
1 +
(
s2
ωu
+ s 2ωu
)( s2+sωo
Q
+
ω2o
1+k2K3
s2+sωo
Q
+ω2o
) (5.21)
Here ωu is the unity gain frequency of the negative feedback loop. The ﬁrst part of Eq.
5.21 is the ideal biquad transfer function corresponding to an ideal operational ampliﬁer.
The ﬁnite gain and bandwidth of the OTA creates a parasitic biquad as shown in Eq.
5.21 whose quality factor and the natural frequencies are 0.5 and ωo. The biquad is
simulated for various unity gain frequency of the loop as shown in Fig. 5.10. The eﬀect
of parasitic biquad on the magnitude response of the biquad is minimal for ωu ¿ ωo.
5.2.3 Butterworth ﬁlter design
For the prototype design, we cascade a ﬁrst order system and this biquad in the current
domain to obtain a 3rd-order Butterworth ﬁlter as shown in Fig. 5.11. The transfer
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Figure 5.11: Schematic of the 3rd order ﬁlter using the proposed integrator and current-mode biquad
function of the ﬁlter can be shown to be
Vo
Vin
= −R3
R0
(
k2k3
k2k3+1
)(
1
1+sR1C1
)
×
⎡
⎣ 1
s2
(
R2C2R3C3
k2k3+1
)
+s
(
R2C2+R3C3
k2k3+1
)
+1
⎤
⎦ (5.22)
The swing on the capacitors C1 and C2 is kept small by choosing larger value of capac-
itor and smaller resistor. This helps in reducing the non-linearity due to ﬁnite output
impedance and also helps in compensating the negative feedback loops. However the
swing on the capacitor C3 is kept same at that of the input at DC to ensure the DC
gain of one. The DC gain, cut oﬀ frequency ωo and quality factor of the ﬁlter is given
by Eq. 5.25.
ADC,filter =
R3
R0
k2k3
1 + k2k3
(5.23)
ωo =
√
k2k3 + 1
R2C2R3C3
(5.24)
Q = ωo · R2C2R3C3
R2C2 +R3C3
(5.25)
The DC gain primarily depends on the ratio of resistors which is used to convert voltage
and current and the ratio of gm cells and is set to one. The cut oﬀ frequency is set to
50MHz and the quality factor of one as required by third order butterworth ﬁlter.
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Figure 5.12: Compensation of negative feedback loops in biquad using ﬁlter components
5.2.4 Compensation of the ampliﬁers
This ﬁlter has three ampliﬁers in negative feedback. Each ampliﬁer is a two stage Class
AB design. This system has to be compensated for stable operation. The ﬁrst stage
ampliﬁer has a resistive load and the second and third stage ampliﬁer have a series
resistor and capacitor combination load. Therefore, diﬀerent design principles apply
for these two designs. The ﬁrst ampliﬁer is compensated by using conventional Miller
compensation.
The second and third stage ampliﬁers pump current into the series resistor and capacitor
combination as shown in Fig. 5.12. This generates a left half plane zero. If we make the
100
R
CC2
−gm2
gds2
gm1
C1 gds1
VT Vout
Figure 5.13: Schematic of Loop gain of one stage in Biquad
input resistor smaller than the output impedance of inverter and the ﬁlter capacitor to
be greater than the parasitics, the ampliﬁer can be compensated with this zero. The
loop is broken at the OTA input to study the loop dynamics as shown in Fig. 5.13.
The transconductance gm1 and gm2 represents the OTA and the inverter respectively.
C1 and C2 represents the parasitics of the devices,gds1 and gds2 represents the output
impedance of the OTA and the inverter, R and C represents the ﬁlter resistor and
capacitor. The loop gain is given by
Vout
VT
= ADC
⎛
⎝ 1 + sRC
s2RCC2gds2 + s
(
C2
gds2
+ Cgds2 +RC
)
+ 1
⎞
⎠( 1
1 + s C1gds1
)
(5.26)
where
ADC =
gm1gm2
gds1gds2
(5.27)
The system has three real poles and one zero. There is one real pole due to the OTA
parasitcs at gds1/C1 and two poles due to the inverter parasitics and the ﬁlter compo-
nents. Filter resistor and the capacitor creates both pole and a zero. If we assume that
the ﬁlter resistor R is less than the output impedance of the transistor and the ﬁlter
capacitor is much greater than the transistor parasitics and the poles at the inverter
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output are far apart, we can obtain the pole and zero at
P1 = −gds2
C
P2 = −gds1
C1
P3 = − 1
RC2
(5.28)
Z = − 1
RC
(5.29)
Since ﬁlter resistor and transistor parasitics is less than the output impedance and
parasitics of transistor, pole P3 is at the higher frequency. The pole P1 is at the lower
frequency than P2 and zero is in between them. Both the Pole P1 and Z moves with
the ﬁlter capacitor and hence the unity gain frequency of the loop is independent of
the ﬁlter capacitor to ﬁrst order. Unity gain frequency (ωu) and the phase margin is
approximated as
ωu =
gm1gm2R
C1
(5.30)
PM = 2π − tan−1
(
gm1gm2R
2C/C1
1 +Rgds1C/C1
)
(5.31)
Filter capacitor and resistor along with inverter parasitics produces two pole and a
zero, one pole and zero close by and other pole at frequency higher than the unity gain
frequency(UGB) of the loop gain. OTA produces pole P2 which is within the UGB of
the loop gain. In eﬀective we have 2 poles and one zero within the UGB. For the same
cut oﬀ frequency 1/RC, increasing the capacitor pushes the pole P1 to lower frequency
and P3 to higher frequency. Further separation of poles P1 and P2 is increased with
increasing C. Since the zero location is unaltered, increasing capacitor C increases the
phase margin of the system thereby compensating the system.
Since there is no addition compensation technique used and the load (Filter resistor
and capacitor) itself compensates the system, the unity gain bandwidth obtained can be
higher than the traditional compensation techniques for given power. Unlike integrator
based Active RC ﬁlters, lower ﬁlter resistor does not aﬀect the DC gain of the negative
feedback network as it is in series with the capacitor.
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Figure 5.14: Monte carlo simulation on a negative feedback loop in biquad
Monte carlo simulation is done to see the eﬀect of mismatch on the unity gain frequency
and phase margin as shown in Fig. 5.14. The mean unity gain frequency and phase
margin if 959.6 MHz and 60.28 degrees with standard deviation of 130MHz and 7.78
degrees. We simulated the loop parameters at process corners to see the eﬀect of global
variations as shown in Fig. 5.15. Unity gain frequency is atleast 4x greater than the cut
of frequency over all the corners except slow slow. This is because at slow-slow corner
the OTA transistors enter triode region. However the phase margin is greater than 45
degrees over the entire space of process corners. The inverters in this design are biased
using traditional replica metastable point biasing. Hence the unity gain frequency varies
from 0.2 to 1.2 GHz over the process corners.
5.2.5 Noise comparison with active RC integrator ﬁlter
The proposed ﬁlter has fewer low impedance nodes and hence has noise advantage over
an active RC integrator based ﬁlter. Noise is contributed by resistors and transistors.
All the resistors for analysis are assumed to be of equal value (5k) and capacitors are
chosen to obtain a cut oﬀ frequency of 50MHz, (k2k3=3). Further it is assumed that
the noise contributed of the active element is same as that of the passive elements for
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Figure 5.15: Corner simulation on a negative feedback loop in biquad
simplicity.
Active RC ﬁlter
Fig. 5.16 shows the active RC integrator based third order butterworth ﬁlter. The noise
of the resistors are represented by current source and OTA by its input referred voltage
noise. The noise sources IR1, IR2, VOTA1 adds directly to the input signal. The transfer
function for these noise sources to the output is given as
H(s) =
ω20
s2 + sω0Q + ω
2
0
(5.32)
v2o
i2R1
=
∣∣∣∣ 11 + sRCH(s)
∣∣∣∣
2
R2 (5.33)
v2o
i2R2
=
∣∣∣∣ 11 + sRCH(s)
∣∣∣∣
2
R2 (5.34)
v2o
V 2OTA1
=
∣∣∣∣2 + sRC1 + sRCH(s)
∣∣∣∣
2
(5.35)
The OTA1 in Fig. 5.16 generates a low impedance node at the output due to negative
feedback. Entire noise current IR3 ﬂows into this low impedance node creating the noise
voltage. Similarly the entire noise current IR4, IR5 directly create noise voltage at the
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Figure 5.16: Noise sources in the Active RC integrator based ﬁlter
output. The input referred OTA noise VOTA2 is shaped by the biquad transfer function
H(s) and appears at the output.
v2o
i2R3
= |H(s)|2R2 (5.36)
v2o
i2R4
= |H(s)|2R2 (5.37)
v2o
i2R5
= |H(s)|2R2 (5.38)
v2o
V 2OTA2
= |1 +H(s)|2 (5.39)
Similarly OTA2 creates a low impedance node at the output. The entire noise IR6 and
VOTA3 are shaped by the tranfer function and appears at the output.
v2o
i2R6
=
∣∣∣∣ sCR1 + sCR+ s2R2C2
∣∣∣∣
2
R2 (5.40)
v2o
V 2OTA3
=
∣∣∣∣ (1 + sCR)21 + sCR+ s2R2C2
∣∣∣∣
2
(5.41)
All the components adds noise directly at the output except IR6 which is band pass
ﬁltered.
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Proposed ﬁlter
The proposed ﬁlter has the cascade of low pass ﬁlter and a biquad. The active element
(OTA and inverter) noise is assumed equal to the passive and the noise is represented by
the input current source. Since input is the voltage source, like active RC, the noise of
resistor and active IR0 and Iio adds directly to the signal. Input referred current noise
spectral density of the resistor and current mirror is given as 4kT/R and 4kTgm(1+1/m)
where m is the current mirror ratio. Input referred voltage noise spectral density is given
as 4kT (1+ η)/gm. The transfer function of these noise source to the output is given by
H(s) =
ω20
s2 + sω0Q + ω
2
0
(5.42)
v2o
i2R0
=
∣∣∣∣ 11 + sRCH(s)
∣∣∣∣
2
R20 (5.43)
v2o
i2i0
=
∣∣∣∣ 11 + sRCH(s)
∣∣∣∣
2
R20 (5.44)
(5.45)
However the output of the ﬁrst order ﬁlter is a high impedance node. Hence the noise
current IR1 is high pass ﬁltered by R1 and C1 and appears at the output. The transfer
function for each noise source to the output is given by
v2o
i2R1
=
∣∣∣∣
(
sR1C1
1 + sR1C1
)
H(s)
∣∣∣∣
2
A2DCR
2
1 (5.46)
v2o
i2R2
= |sR2C2H(s)|2A2DCR21 (5.47)
v2o
i2R3
=
∣∣∣(1 + s R1C11+k2k3
)
H(s)
∣∣∣2R21 (5.48)
v2o
i2i1
= |H(s)|2A2DCR21 (5.49)
v2o
i2i2
=
∣∣∣∣ 1k2 (1 + sR2C2)H(s)
∣∣∣∣
2
A2DCR
2
1 (5.50)
Current mirror noise (I1, I2) and the feedback resistor R3 noise adds directly at the
output. However the OTA and the resistor R1 and R2 noise are shaped by the ﬁlter.
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Figure 5.17: Noise sources in the Biquad
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Figure 5.18: Noise comparison between Active RC and proposed ﬁlter
Current mirror noise can be reduced by lowering its trans conductance which translates
to lower power. Only 3 out of 6 noise sources contribute noise to the output. unlike
traditional active RC low pass ﬁlter design where all the sources adds noise directly at the
output. Active RC integrator based design and the proposed low pass ﬁlter based design
are simulated assuming all the active elements noise are equal to the passive elements
noise to study the noise performance. Fig. 5.18 shows the comparison for noise power
spectral density at the output of active RC and proposed ﬁlter. The resistors used in
both the designs are 5kΩ. Simulation shows around 10dB better noise performance of
the proposed ﬁlter.
5.3 Measurements
The proposed third order active inverter-based ﬁlter is fabricated in a IBM 65nm CMOS
process. The area occupied by the ﬁlter is 0.0175 mm2, of which 94.5% are ﬁlter
capacitors. An open-drain source-degenerated common source ampliﬁer is used to drive
the output oﬀ-chip. The die was mounted in a QFN package on a PCB and tested with
high-performance discrete diﬀerential opamps for input and output buﬀering and 50Ω
interfaces (Fig. 7.21). Phase and amplitude-matched 50Ω baluns were used to interface
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9
µm
Figure 5.19: Chip micrograph and the test board used for characterization
with single-ended equipment. The measurement results are discussed below.
A Butterworth response and cutoﬀ frequency of 58.7MHz are measured in the magnitude
response plot shown in Fig. 5.20. Global variation of R and C caused equal deviation
from the 50MHz target for all ﬁve chips measured. The ﬁlter core and common-mode
circuits consume 1.3mA at 1.2V. Additionally, the measured integrated output noise
is 648μVrms. This can be reduced by using smaller resistors and larger capacitors.
Fig. 5.21 show the intermodulation distortion plot across the pass band frequency of
the ﬁlter. Fig. 5.22 shows a screen capture of a particular test result for two-tone inputs
at 39.5MHz and 40MHz. The IM3 products are 57.6dB down as indicated in the plot.
As can be seen from the trend line in the ﬁgure, the IMD increases with a ﬁrst-order
slope (6dB/oct.) due to ampliﬁer BW limitations.
Table 8.1 summarizes our design and compares it with other published state-of-the-art
ﬁlters with cutoﬀ frequencies in this range. For a fair comparison, we have divided the
area by the order of the ﬁlter. As area is dominated by the passives, it will be fairly
independent of technology. From Table 8.1, we see that this work occupies the smallest
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Figure 5.20: Measured frequency response of the 3rd-order Butterworth ﬁlter
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Figure 5.21: Measured IMD for 400mVpp-diﬀ with 0.5MHz tones separation.
area by far. This is primarily due to reuse of the ﬁlter capacitors as compensation
capacitance. The design has a fairly high IIP3 and SFDR, even near fc, however, these
numbers are even more impressive when we note that our bandwidth is 2X or better
than others. As shown in Fig. 5.21, the nonlinearly degrades with increasing frequency,
as expected, but our relaxed ampliﬁer UGF does not cause much detriment.
For overall comparison, the ﬁgure-of-merit below is used [29].
FOM=
Power
N·SFDR·BW
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Table 5.1: Summary and comparison of proposed ﬁlter with prior art
This
[32] [29] [33] [26] [34]
work
Tech (nm) 65 180 180 180 90 130
Supply (V) 1.2 1.8 1.8 1.8 0.9 1.5
Power (mW) 1.56 4.1 4.5 0.47 19.1 11.25
Area/N (mm2) 0.0057 0.065 0.04 0.035 0.073 0.04
Order (N) 3 4 5 6 4 5
BW (MHz) 58.7 10 20 20.3 30 19.7
Noise (nV/
√
Hz) 80.7 7.5 225 65.4 26.0 30.0
IIP3 near fc (dBm) 33 12 41.5 13.6 34.3
† 18.3
SFDR† near fc (dB) 55.8 60.9 60.3 47.4 65.5* 55.1
FOM (aJ) 23.1 82.9 42.0 70.2 44.9 353
† SFDR (dB) = 23 [ IIP3 (dBm)− Pnoise (dBm) ]
* Estimating SFDR from DR=65.5dB and low frequency THD=
65.2dB
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Figure 5.22: Measured IMD with tones at 40MHz separated by 0.5MHz
5.4 Conclusion
We present a low pass ﬁlter based ﬁlter architecture rather than the integrator based
architecture in current mode. This reduces the number of low impedance nodes and
thus giving power and noise advantage of corresponding active RC ﬁlters. Further we
present a circuit technique that combines the advantages of active-RC and Gm-C ﬁlters.
Driving the load in open loop to increase speed while using an independent feedback loop
to improve linearity (IIP3=+33dBm) enables an FOM=23.1aJ. This makes the design
attractive for baseband ﬁltering in portable wireless tranceivers. This circuit occupies
very little area (6X lower than the state-of-art) compared to the existing active-RC
ﬁlters, thanks to the self compensation of ampliﬁers. This design also provides an
additional degree-of-freedom for ﬁlter Q control that is not impacted by ﬁnite OTA
gain or Gm-C output impedance like traditional designs.
Chapter 6
All MOSCAP Based
Continuously Tunable Filter
The prevalence of multiple wireless standards and software-deﬁned radios [35, 36, 37],
requires baseband channel select ﬁlters with a wide tuning range. Active ﬁlters are often
implemented using Gm-C, active-RC, or Gm-OTA-C techniques [30]. Gm-C ﬁlters can
be tuned continuously and are capable of high-speed operation due to their open-loop
nature. Open-loop operation also means that the linearity of Gm-C ﬁlters is limited
by the transistor’s inherent non-linearity. Increasing the overdrive voltage improves
the linearity at the expense of higher power, higher noise and reduced signal swing.
Techniques that attempt to linearize the Gm results in higher noise. An alternate
method to improve Gm-C ﬁlter linearity is through the use of source follower based
Gm-C ﬁlters [33]. The major drawback, however, is the limited output swing and this
poses a serious limitation on Gm-C ﬁlters at lower technologies.
Active-RC ﬁlters use OTA-based integrators, resulting in a linearity that is only limited
by the swing at the virtual ground node of the ampliﬁer [29]. However, designing high-
frequency opamp RC ﬁlters is problematic, since the gain-bandwidth product of the
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opamps in an active RC biquad must be much larger than twice the product of the
highest quality pole pair of the ﬁlter transfer function [38]. These problems become
even more signiﬁciant at lower technology nodes where the poor output impedance and
lower supply voltage aﬀects the quality factor of the integrator. Further, continuous
tuning of active-RC ﬁlters is diﬃcult. Banks of resistors and/or capacitors [39, 40, 41,
42, 43, 44, 34] can be employed in active-RC ﬁlters to oﬀer programmability; however,
they occupy relatively large silicon area. In addition, the transistors switches (quasi-
static switches) within the banks are associated with ﬁnite nonlinear resistances. The
opamps in active-RC has to be compensated at maximum frequency resulting in over
compensation at lower frequency. In a Active-Gm-RC approach, the biquadratic cell
presents a closed-loop structure that exploits the opamp frequency response in the ﬁlter
transfer function. This corresponds to operating with an opamp unity-gain-frequency
comparable with the ﬁlter pole frequency and hence minimizes the power consumption
with respect to other closed loop structures. The input and output impedances of the
Gm-C ﬁlter are high and it requires a buﬀer to drive the next stage in the chain if the
load cannot be absorbed into the ﬁlter capacitance. Although active-RC ﬁlters has low
output impedance, they require the previous stage to drive their resistive input.
In this chapter we propose an inverter based ﬁlter architecture [45] which uses only
the non-linear MOS capacitor (MOSCAP) as the ﬁlter capacitors[18]. The ﬁlter is
tuned continuously by varying the capacitance of the MOSCAP. Linearity is achieved
by reducing the swing across the MOSCAPs. A low pass ﬁlter based ﬁlter design is
proposed rather than the traditional integrator based design for lower noise and ease
of design in lower technologies. The superior transconductor eﬃciency of the inverter
translates to lower power and lower noise of the ﬁlter. Semi constant current biasing
of the inverter is used to reduce PVT variations. The proposed third order channel
select ﬁlter fabricated in TSMC’s 65nm general purpose technology achieves an IIP3 of
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+22dBm while drawing 4.2mA from a 1.1V supply and occupies an area of 0.01mm2.
It is tunable from 34-314 MHz without any capacitor bank achieving 9X tuning range.
6.1 Filter Architecture
This ﬁlter takes the input at the gate of an inverter and delivers the output at the output
impedance of a negative feedback circuit. This features oﬀers negligible loading on the
front end circuits therby easing system integration. This ﬁlter is also based on low pass
ﬁlter based architecture. The design implemented is fully diﬀerential and single ended
schematic is shown in Fig. 8.1. The OTA (Fig. 8.2) used is realized as a cascade of
scaled gm-cells and each gm-cell (Fig. 6.3) is realized as a semi constant current biased
inverter. A 3rd order ﬁlter is obtained by cascading 1st order and biquad ﬁlters. The
negative feedback creates the complex poles of the biquad [18] The biquad is realized
as a cascade of low pass ﬁlters and a gain element in negative feedback as shown in
Fig. 8.1.
6.1.1 Root locus
The root locus of the poles with gain is shown in Fig. 6.4.Initially (when gain K=0)
the system has two real poles located at P2 and P3. When the gain increases, poles
move toward each other until they meet on the real axis and then they split and move
in the complex plane as shown in the ﬁgure Fig. 6.4. The gain in the negative feedback
is decided by the location of poles on complex plane as dictated by the ﬁlter. The low
pass ﬁlters are obtained by cascading two 1st order systems and the ratio of the gm cells
(G3, G4 and G5, G6) provides the gain. The resistive divider R1 along with the ratio
of gm cells allows for non-integer gain. Each 1st order system consists of a resistor (R
and 2R for biquad) and capacitor C.
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Figure 6.1: Circuit schematic of the proposed tunable ﬁlter
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Figure 6.2: OTA realization with biased inverter gm cell
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6.1.2 First-order system
Fig. 6.5 shows the circuit’s schematic of the ﬁrst order system obtained by steering
current across RC circuit. The input is converted to current by the input-conductance
(G1) of K1 size and is then low pass ﬁltered by the RC of the 1st order system. The
RHS of resistor R is a virtual ground. The low passed current IR through R, which
is proportional to the capacitor voltage, is absorbed by another identical output trans-
conductance (G2) of unit size using an OTA in negative feedback. The low value of
R and higher value of capacitor reduces the swing across the capacitor and also helps
in compensation as explained later. This facilitates the use of nonlinear MOSCAPs
and enables continuous tuning of the capacitor. Additionally, the reduced swing at
G1’s output reduces the output impedance (gds) mismatch between the two gm cells
without introducing any noise penalty owing to the current input node. The input,
output and swing across the MOSCAP is shown in Fig. 6.6 for a 10MHz input. A 400Ω
resistor and a 8pF capacitor is used in this design. The output swing (red) is twice
that of the input swing (blue) due to the ratio of gm cells G1 and G2 (2 in this design).
The swing across the MOSCAP is 102mV in this design due to the choice of resistor
and capacitor selected here. The 6dB reduction of swing from input on the MOSCAP
leads to 18dB improvement in third order distortion due to its nonlinear capacitance.
Unlike conventional active RC ﬁlters, a lower ﬁlter resistance does not reduce OTA-
G2’s gain because it is in series with the capacitor C. In order to study the non-linearity
cancellation between the gm cells (G1 and G2), two situations are discussed.
Low frequency input
Assume the signal frequency is low and all the harmonics are within the cut oﬀ frequency
of the RC ﬁlter. The gm cell’s current is a non linear function of the input voltage and
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Figure 6.3: Circuit schematic of the gmcell
is represented as
Gm(x) = a0 + a1x+ a2x
2 + a3x
3 (6.1)
The sizes of the transconductances G1, G2 are K1 and one times the size of the unit gm
cell. Hence from Eq. 6.1, we have G1 = K1Gm and G2 = Gm. The impedance of the
capacitor is large at low frequency and hence almost all the current is absorbed by the
gm cell G2 giving the output voltage VOUT .
G1(VIN ) = G2(VOUT ) (6.2)
K1a0 +K1a1VIN +K1a2V
2
IN +K1a3V
3
IN = a0 + a1VOUT + a2V
2
OUT + a3V
3
OUT (6.3)
Equating the currents of the gm cells G1 and G2 as shown in Eq. 6.3 we obtain the
output voltage as
VOUT =
a0
a1
(K1 − 1) +K1VIN + a2
a1
(K1V
2
IN − V 2OUT ) +
a3
a1
(K1V
3
IN − V 3OUT ) (6.4)
In a diﬀerential implementation the even harmonics cancel giving the output voltage as
VOUT,DIFF = K1VIN,DIFF +
a3
a1
(K1V
3
IN,DIFF − V 3OUT,DIFF ) (6.5)
The third order coeﬃcent (a3) is minimized by the scheme of inverter biasing and hence
the output voltage is approximated as K1VIN,DIFF . Substituting this voltage in EQ 6.6,
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Figure 6.4: Root locus of the two poles system
we obtain the output voltage as
VOUT,DIFF = K1VIN,DIFF +
a3
a1
(K1 −K31 )V 3IN,DIFF (6.6)
If the conversion gain (K1) is one, VOUT,DIFF = K1VIN,DIFF . Since the conversion
between voltage and current is done by identically sized gm cells (G1 and G2) any non-
linearity of these gm cells is canceled completely. However with gain in the gm cells,
R
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G1
VCM VCM
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VM
VOUT
Figure 6.5: Circuit schematic of the ﬁrst order system
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Figure 6.6: Voltage swing across various nodes in the 1st order system
the cancellation is partial and the residue IIP3 is given by
IIP3 =
√∣∣∣∣ 43(1−K21 )
a1
a3
∣∣∣∣ (6.7)
High frequency input
Input signal frequency is high enough such that higher order harmonics fall out of band
of the RC circuit. The input to the ﬁrst order system is assumed as sum of closed spaced
sine waves and is given by
VIN = A1sin(ω1t) +A2sin(ω2t) (6.8)
Since the higher frequencies are ﬁltered by the RC circuit, the output will have these
components as Eq. 6.9
VOUT,DIFF ≈ K1VIN,DIFF + (K1 −K31 )V 3IN,DIFF +
1
4
(A1sin(3ω1t) +A2sin(3ω2t)) +
3
2
(A1sin((ω1 + 2ω2)t) +A2sin((ω2 + 2ω1)t)) (6.9)
Since the high frequency signals get ﬁltered by subsequent ﬁltering stage, the IIP3 of
the ﬁrst order system remains unchanged as Eq. 6.7.
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Figure 6.7: First order system with parasitics
Compensation
The output current iout is absorbed by the gm cell G2 using negative feedback with
operational trans conductance ampliﬁer (OTA1). OTAs are realized as a cascade of two
double-size gm cells (Go1 and Go2). Each gm cell is realized as biased inverter with
the meta- stable voltage VM . The negative feedback loop consists of three stages of
biased inverters. This negative feedback has to be compensated over the entire tuning
range. The gm cell G2 pumps current into the series resistor and capacitor combination
creating a left half plane zero. If the input resistor is smaller than the output impedance
of inverter and the ﬁlter capacitor is greater than the parasitics, the ampliﬁer can be
compensated with this zero. The loop is broken at the OTA1 input to study the loop
dynamics as shown in Fig. 6.7. A series combination of resistor(Rc1) and capacitor(CC1)
is connected at the output of gm cell (Go1) in OTA1 to aid in compensation. In Fig. 6.8
ro1, ro2 are the ﬁnite output impedances of transistors and Cp1, Cp2 and Cp3 are the
parasitic capacitance at the gm-cells output. The loop gain can be derived as Eq. 6.10
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VTO
VT
= ADC
V1
VT
V2
V1
VTO
V2
where (6.10)
ADC = 4gm
3r2o1ro3 (6.11)
V1
VT
=
(
(1 + sRc1Cc1)
1
ro1
+ s(Cp1 + Cc1 +
Rc1
ro1
Cc1) + s2Rc1Cc1Cp1
)
(6.12)
V2
V1
=
(
ro1
(1 + sCp2ro1)
)
(6.13)
VTO
V2
=
(
(1 + sRc1Cc1)
1
ro3
+ s(Cp1 + Cc1 +
Rc1
r01
Cc1) + s2Rc1Cc1Cp1
)
(6.14)
The system has ﬁve poles and two zeros. The bode plot of these poles and zeros are
given in Fig. 6.9. The poles, zeros and unity gain frequency (ωu) can be approximated as
Z1 = − 1
RC
Z2 = − 1
Rc1Cc1
(6.15)
P1 ≈ − 1
ro3C
P2 ≈ − 1
ro1(Cp1 + Cc1)
(6.16)
P3 ≈ − 1
ro1Cp2
P4 ≈ − 1
Rc1Cp1
(6.17)
P5 ≈ − 1
RCp3
ωu ≈ ADC
ro1Cp2
(6.18)
Since the resistors Rc1, R and capacitors Cc1, C are choosen to be smaller and larger
by design, poles P4 and P5 are at high frequency and their impact on the stability is
negligible. There are three poles and two zeros within the unity gain frequency. By
appropriately positioning zeros, the loop can be compensated. It is to be noted that the
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Figure 6.9: Bode plot of the loop gain
ﬁlter capacitor creates both a pole and a zero and hence with tuning both move in the
same direction without aﬀecting the stability. Further lower value of ﬁlter resistor(R)
and higher capacitor(C) does not increase the power of the loop unlike the traditional
active RC ﬁlters. It is seen from Eq. 6.18 that the unity gain frequency of the loop
in a well compensated system is independent of the large ﬁlter capacitor enabling high
frequency operation of the loop.
6.1.3 Third order ﬁlter
The biquad is realized as a cascade of low pass ﬁlters and a gain element in the negative
feedback as shown in Fig. 8.1. The negative feedback creates the complex poles of
the biquad[18]. The low pass ﬁlters are obtained by cascading two 1st order systems
and the ratio of the gm cells (G3, G4 and G5, G6) provides the gain. The resistive
divider R1 along with the ratio of gm cells allows for non-integer gain. Each 1st order
system consists of a resistor (R and 2R for biquad) and capacitor C. Third order ﬁlter
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is obtained by cascading the ﬁrst order system and the biquad. The transfer function
of ﬁlter is given by
VO
VIN
=
K1K2K3
1 +K2K3
ωo
(s+ ωo)
ω2o
(s2 + woQ s+ ω
2
o)
(6.19)
where Q =
√
1 +K2K3
2
, ωo =
1
RC
(6.20)
6.2 Biasing and CMFB
The inverters used in this design are biased using semi constant current biasing technique
as described in Biasing chapter. The NMOS in the unit inverter is biased at 40 μA and
the PMOS current is set by the biasing network. The common mode feedback circuitry
is shown in Fig. 6.10. The voltage nodes VP and VM are the diﬀerential modes in the
circuit. The resistors(10k) in Fig. 6.10 senses the common mode voltage and adjusts
the common mode to the meta stable voltage VM of the semi constant current biased
inverter using OTA in negative feedback. The OTA in this design is realized using a
ﬁve transistor diﬀerential pair. We used this CMFB at two places in ﬁlter, one after the
1st order pole and other at the output of biquad.
6.3 Measurement Results
The proposed ﬁlter is fabricated in TSMC 65nm general purpose technology and its
micrograph is shown in Fig. 6.11. This design is modular since all the gm cells are
multiples of a unit biased gm cell. The area occupied by the ﬁlter is 0.007 mm2, of
which 94.5% are ﬁlter capacitors. A source follower is used to drive the output oﬀ-chip.
The source follower’s gain is calibrated on chip and is used in measuring ﬁlter gain. The
die is mounted in a QFN package on a PCB and tested with 50Ω interfaces. Phase and
amplitude-matched 50Ω baluns were used to interface with single-ended equipment.The
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Figure 6.10: Common mode feedback circuit for tunable ﬁlter
Figure 6.11: Micrograph of proposed tunable channel select ﬁlter
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Figure 6.12: Measured magnitude response of proposed ﬁlter
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Figure 6.13: Measured IIP3 of proposed ﬁlter at 260MHz input
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Figure 6.14: Measured IM3 at 260MHz, Vc =1.1V, with tones separated bt 1MHz
measurement results are discussed below.
Fig. 6.12 shows the measured magnitude response of the channel select ﬁlter. The ﬁlter
has a DC gain of 3 dB and is tunable from 34MHz to 314MHz (9.2x) with the aid of
the control voltage (Vc). A ﬂat response is observed over the pass band with peaking of
0.3dB only at the highest frequency. Fig. 6.13 shows the measured OIP3 of the ﬁlter with
tones at 260 MHz with 1MHz oﬀset at a control voltage 1.1V (314MHz). Fig. 6.14 shows
the snap shot of a IMD measurement with 260MHz input and at control voltage of 1.1V.
The IMD depends on the MOSCAP nonlinearity, gm-cell non-linearity cancellation and
also on the gds non-linearity. All the gm-cells (biased-inverters) are linearized using
biasing technique and they can support a larger swing. Further swing across the non-
linear MOSCAPS are reduced to faciliate the capacitance linearity. Hence we obtain an
OIP3 of +25.24 dBm and IIP3 of +22 dBm in this design. Additionally, the measured
integrated output noise is 620μVrms over the bandwidth of 314MHz when the control
voltage is 1.1V. The power of the ﬁlter is fairly independent of the tuning. It draws
4.2mA from a 1.1V supply over the entire tuning range. The power includes the ﬁlter
core power and the biasing power. This is because frequency tuning does not change the
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Figure 6.15: Measure IM3 and OIP3 at band edge frequency
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Figure 6.16: Measure IM3 with frequency at Vc=1V over temperature
power consumption of the gm cells or the gain and unity gain frequency of the OTA.
The ﬁlter output is followed by an on-chip source follower driving an oﬀ chip 50Ω
load whose attenuation, measured to be 31dB, is calibrated from the measurements.
Fig. 6.15 shows the IMD and OIP3 measured at the band edge over the tuning range.
The bottom of the ﬁgure shows the intermodulation test done for two tone inputs at 260
and 261 MHz. IMD is measured by placing two -8 dBm tones at band edge with 1MHz
oﬀset. The intermodulation distortion varies from 51.2dB to 57dB while OIP3 varies
from 21dBm to 25.24 dBm over the entire tuning range. Further in order to verify the
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Figure 6.17: Measure IM3 with frequency at Vc=1V with power supply
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Table 6.1: Performance summary and comparison with prior art
[46] [47] [26] [48] This work
Tech (nm) 180 65 90 90 65
Supply (V) 1.2 0.6 0.55-0.9 1 1.1
Power (mW) 4.7-11 26.2 1.9-1.9 4.4 4.6
Area/N (mm2) 0.076 0.095 0.073 0.039 0.002
N 3 4 4 8 3
BW (MHz) 0.5-20 70 7-30 8.1-13.5 34-314
Tuning Ratio 40 1 6.58 1.67 9.23
IRN (nV/
√
(Hz)) 425-12 44 33 75 25
IIP3 (dBm) 19.0 32.8
† 29.6 † 22.1 22.4
FOM (aJ) 151 117 126 238 61
FOMT 183 182 177 173 186
† THD is used to estimate IIP3 at band edge
sensitivity of the circuit towards temperature and the power supply, IMD is measured
across industry standard temperature ranging from -40 ◦C to 80◦C and power supply
variation of ±100mV. Fig. 6.16 and Fig. 6.17 show IMD measured over temperature
and power supply when the control voltage is set to Vc =1V. IMD at the band edge is
measured across 15 chips and varies from -52 dB to -59 dB for Vc = 1.1V. IMD varies
from -51.5 dB to -58 dB for over a 200mV variation in supply voltage. IMD varies only
5dB across temperature. IMD is measured across 15 chips and is given in Fig. 6.18.
This is due to the modular design, biasing techniques and tolerance of the circuit to
component mismatch. Table 8.1 shows the performance summary and compares it with
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other published state-of-the-art ﬁlters with cutoﬀ frequencies in this range. Although
the ﬁlter uses large ﬁlter capacitors of 8pF, it occupies the smallest area of 0.007mm2
due to the use of high density MOSCAPs. For a fair comparison, we have divided the
area by the order of the ﬁlter. As area is dominated by the passives, it will be fairly
independent of technology. From Table I, we see that this work occupies the smallest
area by far. This is primarily due to realization of ﬁlter capacitors as MOSCAPs and
its reuse as compensation capacitance. The design has a fairly high IIP3 and SFDR,
even near fc, however, these numbers are even more impressive when we note that our
bandwidth is 2X or better than others. The ﬁlter has the largest tuning range among
active-RC ﬁlters and is tolerant to PVT variations. The ﬁlter is compared with state-
of-art using the ﬁgure of merit FOM[18] and FOMT[46] including the tuning range.
FOM =
Power
Order x SFDR x BW
(6.21)
FOMT = 10log10
(
Order x SFDR x fo x tuning
Power
)
(6.22)
where SFDR is deﬁned as the signal to noise ratio when the power of the third-order
inter-modulation distortion term equals to the noise power, fo is the geometrical mean
of the cutoﬀ frequency in the unit of Hz, tuning is the tuning ratio of the low pass
ﬁlter, power is the geometrical mean of power in the unit of Watt and BW is the cut
oﬀ frequency of the ﬁlter in Hz. This work achieves the highest FOMT and lowest
FOM while supporting higher operating frequencies and occupying 17.5x smaller area
compared to prior art.
6.4 Conclusion
This chapter presents an eﬃcient solution to design ﬂexible analog ﬁlter circuits. This
is demonstrated with a CMOS 65-nm implementation of a tunable low-pass ﬁlter using
only MOSCAPs. Although ﬁlter uses MOSCAPs, it achieves IIP3 of 22dBm at the
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highest tuning frequency. Further all the negative feedback circuits are self compensated
using the ﬁlter resistor and capacitor resulting in low power of 4.6mW and 17.5x smaller
area. Due to the biasing of inverter with semi constant current biasing and owing to
modular design, IMD varies only by 6.5 dB over 200mV variation in power supply and
5 dB across temperature. The ﬁlter achieves the highest ﬁgure of merit among the state
of art published ﬁlters.
Chapter 7
ADC
Over the last two decades wireless mobile handsets have become increasingly more
complex and smart-phones are largely de rigueur now. Mixed signal SoC applications
require the integration of the analog front end with digital signal processing and con-
trol blocks. Low power and small area ADCs with 8b to 10b accuracy operating at
several tens of MS/s are critical blocks within such systems. Most ADC applications
can be classiﬁed into four broad market segments [49]: a) data acquisition, b) pre-
cision industrial measurement, c) voiceband and audio, and d) high speed (sampling
rates greater than 5MS/s). A very large percentage of these applications can be ﬁlled
by successive-approximation (SAR), sigma-delta (Σ − Δ), and pipelined ADCs. Ap-
plications determine the required resolution and hence the architecture [50]. Audio
applications, temperature and pressure sensors requires higher resolution but they have
low bandwidth requirements. On the other hand applications like communications, De-
fense, Imaging and testing requires resolution from 9-16 bit with bandwidth from 1M
to 1GHz as shown in Fig. 7.1.
The application determines the ADC architecture as shown in Fig. 7.2. Further time
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Figure 7.1: Real world versus Bandwidth
Figure 7.2: Architectural choice based on applications
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interleaving is done to extend the bandwidth of the ADCs. This work is aimed at build-
ing a high speed ADC for communication applications with sampling rate greater than
100MS/s. This leaves us with the architecture choice of pipeline and time -interleaved
SAR ADC. A pipelining data converter uses a cascade of individual stages which each
resolving bits. The simplest pipeling ADC is a two stage design with the ﬁrst stage
resolving MSB and the second stage resolving LSB. The residue ampliﬁer is used to
amplify the residue of the ﬁrst stage to be used by second stage. The use of residue
ampliﬁer also allows to sample and hold the residue, or in other words pipeline the
stages of the ADC. This allows us to use at higher sampling rate. Although ampliﬁers
ease the design of subsequent stages of pipelined ADC after it, there design in lower
technologies is becoming diﬃcult due to lower power supply and output impedances.
The SAR ADC has become increasingly popular for medium resolution applications as
it is based on device switching rather than amplifying. Further the SAR ADC requires
less hardware and scales well with technology. Further any oﬀset and gain error in
comparator becomes the oﬀset and gain error to the entire ADC. SAR ADC typically
suﬀer from two problems, higher input capacitance and high frequency clock. One
fundamental bottleneck of SAR ADCs is metastability due to ﬁnite comparator settling
time as sample rates increase. This requires higher gain, which in turn translates to
higher power consumption.
However, even recent SAR ADCs that have good energy eﬃciency in scaled technolo-
gies have had relatively large input capacitances, on an average of 1pF - 1.8pF [51, 19],
because in traditional SAR topologies the input signal is sampled onto the DAC capac-
itor array itself. The DAC array could potentially be made smaller by using custom
capacitors [52, 53] or by using split array DACs [54, 55]. However, these are likely to
require DAC calibration or carefully designed using a dedicated CAD tools for process
mismatch characterization.
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Figure 7.3: Overall architecture and timing diagram for the time-interleaved ADC
SAR ADCs can be of synchronous and asynchronous design. In synchronous design
each bit is resolved using a global high frequency clock which is determined by the time
required to charge the MSB capacitor. This gives a over design for resolving a small LSB
capacitors. Asynchronous SAR ADCs were introduced to try to solve this problem by
allocating more time for resolving MSBs but results in more complex clocks and added
synchronization[56]. Further the sampling time is determined by the nonlinearity of
the sampler. Lowering the sampling capacitor or increasing the switch size increases
the sampler bandwidth which reduces its nonlinearity. The subthreshold leakage, clock
feed through and charge injection increases with the switch size. The lower sampling
capacitor lowers the driver power and also reduces the sampler non linearity.
Synchronous SAR ADCs suﬀer from high frequency clock requirements. In synchronous
SAR ADCs each bit gets resolved in one high frequency clock period and sampling
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time is typically half the sample clock period. Hence the minimum clock frequency
(fmin) required is given by fmin = 2Nfnq, where N is the number of bits and fnq is the
Nyquist frequency. For example if the sampling time is one clock period and if we time
interleave synchronous SAR ADCs by N+1, the clock frequency required by this ADC
is the Nyquist frequency. The sampling time reduction to the time required to resolve
one bit requires the design of a high frequency sampler. The design of high frequency
samplers is simpliﬁed signiﬁcantly by reducing the size of the sampling capacitor.
While the core ADC power has scaled with technology, the power of the input buﬀers
and reference generators, that have to drive these ADCs, have continued to increase due
to the limited voltage headroom and lower impedances used. The power consumed by
the drivers/ampliﬁers is normally higher than the power consumed by the ADC itself at
these scaled technologies [57, 19, 18]. This is primarily due to the fact that the drivers
rely on linear gain that is obtained by utilizing negative feedback while ADCs rely on
nonlinear comparator gain based on positive feedback. As the driver power scales with
the load capacitance, i.e., the input capacitance of the ADC, some earlier eﬀorts have
been taken to reduce the input capacitance of the ADC either by using architectures
like pipelined SARs or by using split array capacitance but they all require additional
calibration steps [58, 59, 60, 27]. Single ended SAR designs compare the input to the
DAC reference voltage. However in fully diﬀerential designs, the input diﬀerence has
to be subtracted from the DAC reference diﬀerence [44]. In the proposed design, the
DAC feedback signal is subtracted from the input signal within the preampliﬁer in the
current domain.
In this chapter, we present a time-interleaved synchronous SAR ADC [61] that has low
input capacitance of 133fF and can accommodate up to 10X interleaving (max 1.1GS/s)
without increasing the input capacitor. This is achieved by using a separate sampling
capacitor instead of using the DAC array for sampling and by performing the subtraction
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of the input and DAC voltages in the current domain within the preamp rather than by
using traditional charge based subtraction in the DAC array [62]. We are able to use
a smaller capacitor for sampling than is required for the DAC array because the DAC
array capacitor size is set by device matching, which is more restrictive than required
for sampling, which is set by the kT/C limit, by over two orders of magnitude [63].
The two problems with SAR design, high frequency clock requirement more than sam-
pling frequency and higher input capacitance is solved by time interleaving and using
a separate sampling capacitor rather than the DAC array in this work. Further in the
fully interleaved 10X version, the ADC driver sees at at constant capacitive load of
133fF.
7.1 ADC Architecture
The proposed 2X time-interleaved synchronous SAR ADC architecture is shown in
Fig. 7.3. It is setup for full 10X interleaving (N+1) but only two of these channels
were implemented in this prototype. A ring oscillator based counter is used to generate
10 clock phases of 909 ps pulse-width from a 1.1 GHz clock. The ﬁfth and tenth phase
are used for sampling for the sub-ADCs as shown in Fig. 7.3 and remaining nine phases
are used to resolve the bits. Due to the small sampling capacitor only one phase is
devoted for sampling and additional 9 phases are used to resolve the 9 bits resulting
in a doubling of the speed for the 2X interleaving. The input signal is sampled onto
a 133fF capacitor using a constant-Vgs sampler. The preamp subtracts the diﬀerential
reference feedback voltage from the diﬀerential sampled voltage. It also functions to
reduce the comparator kick back and oﬀset. The strong arm comparator resolves this
diﬀerence to logic levels and is fed to the SAR logic which generates the corresponding
DAC voltages for subsequent steps of the SAR process.
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Figure 7.5: Circuit schematic for the preamp and subtractor within each sub-ADC
7.2 DAC Design
The single ended circuit schematic for SAR sub-ADC is shown in Fig. 8.1. The actual
design implemented is fully diﬀerential. The DAC utilizes a binary-weighed capacitor
bank except for LSB-1 and LSB as a compromise between area and linearity. In this
process the top-plate parasitics are negligible and the bottom-plate parasitics are ≈4%.
The LSB capacitor (1.25fF) is realized as a series combination of capacitors C1−4 as
shown in Fig. 8.1. The top plates of C1 and C2, C3 and C4 are connected together.
This reduces the parasitics at the inter-connection of C1, C2 and C3, C4. However, the
bottom plates of C2 and C3 create the parasitic capacitance Cp which results in less than
0.5LSB error in simulations. The LSB-1 capacitor is realized as a series combination
with the top-plates at the center, i.e., little parasitic impact. This split array technique
reduced the DAC array capacitance from 2.55pF to 0.64pF (≈ 4X reduction). The
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parasitic capacitance of the overall DAC array results in benign gain and oﬀset errors.
7.3 Sampler Design
A constant-Vgs sampler is used to sample the input. Increasing the size of the sampling
switch reduces the switch non-linearity but increases the subthreshold leakage and non-
linear parasitic capacitance particularly when the sampling capacitor is small as in our
case. Subthreshold leakage is partially canceled by using a cross-coupled dummy sam-
pling transistor with a grounded gate. The impact of the non-linear capacitance is
minimized by appropriately sizing the preamp input transistor as described in Section
V.
7.4 Preamp Design
Fig. 7.5 shows the fully diﬀerential preampliﬁer circuit. Inverters are used as the gm cells
for converting voltage to current of the sampled input voltage and the DAC voltage. The
resistors are used to maintain the output common mode of the preamp to approximately
141
-100
-80
-60
-40
-20
0
76 dB
19.6 dB
0 20 40 60 80 100
Frequency (MHz)
Am
pl
itu
de
 (d
B
FS
)
Figure 7.7: Simulation of the impact of gm cell non-linearity upon the ADC (blue), and the eﬀect when
the DAC is predistorted by the same gm cell (red)
mid-Vdd. Subtraction of the input and the DAC voltage is realized by swapping the
diﬀerential wires and adding the outputs of the gm cells.
Assume the input diﬀerential voltage is -0.8V (VIP = 100mV, VIM = 900mV). Signal
input is designated as VIP and VIM and DAC input as VDP ans VDM in Fig 7.5. The
inverters I1 - I4 (gm cells) convert the voltages to current and sum them in the current
domain. When VIP is 100mV and VIM is 900mV, in the ﬁrst step of conversion both the
DAC voltages are at 0.5V, resulting in the triode operation of the PMOS and NMOS
in inverters I1 and I2. So the outputs VOM and VOP will be close to power supply and
ground generating larger diﬀerence to be detected by the comparator.
In the second step the DAC voltages VDM is 0.75V and this makes the NMOS of I2
stronger thereby pulling the VOM towards ground. Similarly the DAC voltage VDP
is 0.25V and makes the PMOS of I4 stronger thereby pulling VOP towards the power
supply. With few steps (2-3 conversion steps) the output voltages are near 0.5V ensuring
that all the transistors enter the saturation region. A step by step process is explained
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in the example next for clariﬁcation. Assume the input VIP is 100mV and VIM is 900mV
1. step 1 : compare (VIP − VIM ) A1 - (VDP − VDM ) A2
-0.8 ×A1 - 0 ×A2 < 0
Although the signal input transistors are in triode and they have lower current
gain A1 compared to the current gain (A2) of I2 and I3, the comparator decision
is going to be right in this conversion step as we compare the input with zero.
2. step 2 compare (VIP − VIM ) A′1 - (VDP − VDM ) A′2
-0.8 ×A′1 + 0.5 ×A′2 < 0
Since the drain voltages change the current gain of the transistors change in
inverters as well. The comparator decision is going to be correct only if
A′1
A′2
>
0.5
0.8
(7.1)
A′1
A′2
> 0.5 for full rail to rail input (7.2)
This is easily true as the input inverter (I1 and I4) are in triode and the DAC
inverters (I2 and I3) are in saturation.
3. step 3 compare (VIP − VIM ) A′1 - (VDP − VDM ) A′2
-0.8 ×A′1 + 0.75 ×A′2 < 0
Since the drain voltages change the current gain of the transistors change in
inverters. The comparator decision is going to be correct only if
A′1
A′2
>
0.75
0.8
(7.3)
A′1
A′2
> 0.75 for full rail to rail input (7.4)
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Figure 7.8: Transconductance current of the signal input and the DAC input
At this point the output voltage is near 0.5V and hence all the transistors (from
simulation) are in saturation. However since the gate source voltage of input is
smaller in comparison to the DAC, the inverter currents I1, I4 are larger than I2
and I3.
This steps further continue till we resolve all the bits. If the current increases with the
increasing voltage, the comparator will result in a correct decision. Fig 7.8 shows the
plot of the current from the signal input transconductance and DAC input transconduc-
tance. Initially the diﬀerential DAC voltage is zero, leading to the current diﬀerence of
approximately 500uA. During the conversion steps, the current diﬀerence reduces and
ﬁnally becomes zero only when the signal input equals the DAC input.
The mismatch between the resistors (R) will result in the gain error between the diﬀer-
ential path resulting in common mode components. The comparator after the preamp
rejects the common mode component resulting in only aﬀecting the gain of the preamp
slightly. Monte carlo simulation is performed on the resistors and the matching (stan-
dard deviation) between the resistors is found to be 0.2%.
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7.4.1 Input voltage range
Although the input transistors of the inverters in the gm cells see rail-to-rail swing,
it remains in the saturation region for the entire input range. The input voltage is
connected to the inputs of I1 and I4 and the inverted DAC output is connected to the
inputs of I2 and I3. At the end of a SAR conversion the DAC voltage will be close to the
inverse of the sampled input value. For example if we sample an input on I1 of 1V, the
DAC voltage at the input of I2 will be 0V near the end of conversion, maintaining an
output common mode voltage at nearly a constant 0.5V. Since the threshold voltage of
the transistors is around 450mV, the transistors in the preamp will not enter the linear
region for a peak to peak swing of 950mV. This is evident from the simulated preamp
gain for the whole input swing in Fig. 7.6. The gain of the preamp remains greater than
1 for input swings up to 1.9Vpp diﬀerential.
145
0.1 0.3 0.5 0.7 0.9
Single ended Input Voltage (V)
Ca
pa
c
ita
n
c
e
 (f
F)
142
146
150
154
158
PMOS
CMOS
NMOS
Figure 7.10: Variation of capacitance with input voltage for NMOS (blue), PMOS (green) and CMOS
implementation for equal transconductance (red)
7.4.2 Preamp transconductance linearity
It is critical that any nonlinearity of the preamp should not alter the digital value. To
accomplish this only two things are required: monotonicity and matching the distortion
in the input and DAC feedback paths. Fig. 7.6 shows the simulated preamp gain and
the gm cell output current versus diﬀerential input voltage. As can be seen the gm cells
are clearly non-linear. Since the signal swings rail-to-rail at the input of the preamp,
the gain of the preamp changes with the input. The preamp gain increases as the signal
amplitude reduces and reaches a peak value of 2.4 for small input diﬀerences. Preamp
gain is less than one for signal amplitudes greater than ± 950mV and is symmetric
about zero. The simulated output current is shown in red in Fig. 7.6. As can be
seen on the RHS of Fig. 7.6, the output current is monotonic with the diﬀerential
input voltage. The red and blue spectrums in Fig. 7.7 show the simulated linearity of
the ADC output with and without DAC predistortion. The open loop linearity of the
inverter transconductance is 19.6dB over the full rail-to-rail input swing and it increases
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to 76dB when the DAC is predistorted by the same inverter transconductor. That is to
say distorting both paths by the same nonlinearity in the comparison results in minimal
distortion. Unlike traditional SARs, in this design the outputs of the gm cell (Fig. 7.5)
are compared rather than the input and the DAC voltages. If the transfer function of the
gm cell is written as f(V ), then as seen in Eq. (7.5), the comparison still holds if both
the input and the DAC passes through identical gm nonlinearities since f
−1f(V ) = V .
This is further veriﬁed by simulations (Fig. 7.7). The blue spectrum trace with strong
nonlinearity results when only the input is passed through the gm cell and the red trace
shows what happens when both input and DAC values are passed through similar gm
cells. The improvement in the linearity from blue to red is attributed to the non-linearity
cancellation (eﬀectively DAC predistortion) in the preamp as discussed in Eq. (7.5).
VIN<VDAC ≡ f(VIN)<f(VDAC) ≡ VIN<f−1(f(VDAC)) (7.5)
Clearly, the inverter gain and the linearity are functions of the power supply and tem-
perature. The power supply and/or temperature aﬀects all the four inverters (I1-I4)
by the same amount, thereby cancelling the transconductance non-linearity of the DAC
and the input path simultaneously. Simulations were performed on the entire ADC
across temperature and power supply and the spectrum at each temperature and power
supply in plotted in Fig. 7.11 and Fig. 7.12. The eﬀects of device mismatch were studied
with 50 Monte Carlo simulations of the ADC and is plotted in Fig. 7.13. The mean
SNDR is 50.11 dB with a standard deviation is 2.11 dB.
7.4.3 Input capacitance linearity
Due to the small input sampling capacitance, the input capacitance of the preamp
and the parasitics of the sampler becomes signiﬁcant (12.7%). Although a constant-
Vgs sampler reduces the switch nonlinearity, it demands a wider switch, which in turn
increases the nonlinear capacitance and the impact of subthreshold leakage. The input
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and DAC feedback paths have been separated in our design with the result that any
capacitance nonlinearity in the input path has no impact on the overall nonlinearity
provided the input settles completely. This not true for the DAC feedback path.
Fig. 7.9b shows the capacitance variation of NMOS, PMOS and inverter-based gm cells
as a function of input voltage. The transconductance of the PMOS and NMOS transis-
tors are equal in the inverter-based gm cell. A signal dependent variation in the switch
resistance or a variation in the sampling capacitor gives rise to sampler non-linearity
in the case of incomplete settling. In this design the switch resistance varies from 134
ohm to 166 ohm and sampling capacitor varies from 148.5fF to 154.2fF over the entire
input range. The switch is sized such that the worst case settling error is less than 0.5
LSB. By appropriate sizing of the PMOS and NMOS devices in the inverter the total
variation in the capacitance can be reduced to 2%. On the other hand, the variation in
an NMOS-only or a PMOS-only based gm cell (as might be seen in a diﬀerential pair)
is 9.9% and 6.9% respectively. There is a 3.5X to 5X reduction in the input capacitance
variation due to the inverter based subtractor used here.
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Figure 7.16: Plot of SNDR vs signal amplitude (Vpp) at fin=49MHz
The nonlinear input capacitance of the preamp scales the capacitive DAC output voltage
resulting in static non-linearity (INL) in the ADC. A larger DAC capacitance reduces
the impact of the nonlinear input capacitance. Hence the total DAC capacitance is
sized based on the ADC INL requirements. It should be noted that increasing the DAC
array capacitance does not require an increase in the sampling capacitor as they come
into two independent gm cells as shown in Fig. 8.1.
7.4.4 Gate Leakage
Gate leakage becomes critical for small sampling capacitors in GP technologies as the
oxide is thinner. In our design the size of the inverters were increased to reduce the
mismatch between them. To validate this the simulated droop in the sampled voltage
due to gate leakage is shown in Fig. 7.9a. The leakage current causes a change in the
input voltage during the conversion time with the maximum droop occurring at the end
of the sampling period. Hence the droop in the sampled voltage is simulated at the end
of the sampling period, i.e., 9ns. The maximum droop is 2.8mV (1.5 LSBs) and only
occurs when the input voltage is ±0.95V. For inputs smaller than ±0.75V the droop is
less than 0.5 LSB. Further gate leakage is a function of the input voltage and hence it
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Figure 7.17: Measured SNR, SNDR and SFDR versus input frequency
results in nonlinearity. The size of the preamp inverters is a compromise between device
mismatch, gate leakage and input capacitance nonlinearity. Oﬀset between the inverters
results in nonlinearity because it results in incomplete cancellation of the nonlinearity
between the input and DAC inverters in the preamp. The preamp inverters are layed-
out with one dimensional common centroid geometry with dummies to limit systematic
mismatch between transistors.
7.5 Measurement Results
The proposed SAR ADC whose micrograph is shown in Fig. 7.21 was fabricated in
TSMC’s 65nm GP process, occupies an area of 0.0338mm2 and was packaged in a
5x5mm QFN package.
Fig. 7.19 show the measurement setup of the time interleaved ADC. A single ended
signal generator is interfaced using 50 Ω matched baluns. A sixth order passive ﬁlter is
used to clean up the harmonics from the signal generator. The bondwires are estimated
to have inductance of 1nH. The input is terminated using 50 Ω terminations on chip. Use
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Figure 7.18: Measured DNL and INL vs. input code for the sub-ADC
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Figure 7.19: Test bench for testing ADC
of 50 Ω termination on chip rather than on PCB deQs the bondwire thereby reducing
bondwire ringing. Fig. 7.14 shows the sub-ADC output spectrum for a 49.17MHz input
sampled at 110MHz. The ENOB obtained is 7.83 bit and the third harmonic is at
−60dBFS. Although we use an active circuit to perform subtraction, we are still able to
obtain a linearity of 60dB due to the nonlinearity cancellation in the preamp gm cells.
Fig. 7.15 shows the time-interleaved ADC output spectrum for an input signal of 95
MHz sampled at 220MHz. The ENOB obtained after gain and oﬀset calibration is 7.55
bit and the third harmonic is at −57dBFS.
Fig. 7.16 shows a plot of the SNDR versus the input amplitude. The peak SNDR is
obtained at an input voltage of 1.9Vpp-diﬀ. This gives the maximum amplitude of 95%.
The parasitic capacitance at the DAC output results in an oﬀset which reduces the
input dynamic range. Fig. 7.17 shows the plot of SNR, SNDR and SFDR with input
frequencies. It is seen that SNDR is nearly constant for the entire frequency range as it
is limited by the mismatch in the capacitor bank and the inverters in the preamp. The
peak SFDR reaches 62 dBFS for a 10MHz signal and decreases to 57dBFS at 95MHz.
Fig. 7.18(a) and Fig. 7.18(b) show the measured DNL and INL plots for a sub-ADC
using a histogram test.
For the input to the ADC, a low frequency sinusoidal signal ﬁltered using passive ﬁlters
is used. The measured DNL is 1.8/−0.97 LSB and INL is 1.6/−1.5 LSB. Since the DNL
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Figure 7.20: Magnitude response of the simulated passive band pass ﬁlter
Figure 7.21: Micrograph of proposed time-interleaved SAR ADC.
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Figure 7.22: Comparison of prototype ADC with state of art ADCs over energy
without calibration is ±1bit rather than the desired ±0.5LSB, this is similar to a 6dB
SNDR penalty in the quantization noise. The DNL is greater than ±1 only at the larger
input signals. If the diﬀerential input swing is greater than 1.9Vpp-diﬀ, the preamp gain
is less than one as seen in Fig. 7.6 resulting in higher DNL near maximum code. The
nonlinear input capacitance of the preamp causes a nonlinear change in the DAC output
voltage. The input parasitic capacitance variation is around 4fF. A voltage dependent
capacitance induces static non-linearity of the DAC characteristic resulting in DAC INL
of 1.32 LSB (4f/770f ∗ 28). This contributes to the measured INL of the ADC. The
ADC consumes 844μW of digital power and 706μW of analog power resulting in a total
of 1.55mW.
Using the ﬁgure-of-merit (FOM) deﬁnition as shown below, the ADC achieves an FOM
of 37.5fJ/conv-step.
FOM=P/(fs×2ENOB) (7.6)
Table 8.1 summarizes our design and compares it with other published ADCs with
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Table 7.1: Performance summary and comparison with prior art
[51] [58] [27] [25] This Work
Tech (nm) 65 65 65 90 65
Area (mm2) 0.026 0.012 0.044 0.18 0.0338
Supply(V) 1.2 1.2 1.25 1.2 1.0
Input cap (pF) 1.86 0.18 – 2.75 0.13
Fs (MS/s) 100 100 80 100 220
Resolution (bit) 10 9 12 10 9
ENOB (bit)† 9.04 8.53 9.4 8.6 7.55
Power (mW) 1.13 1.46 3.46 3 1.55
FOM (fJ/conv)† 21.5 50 111.3 55 37.5
† ENOB and FOM are calculated at Nyquist frequency
sampling frequencies in this range. While other state-of-the-art ADCs [51, 58, 27, 25]
are designed in low power (LP) technologies, we have utilized a general purpose (GP)
technology which has more leakage for ease of integration with high performance digital
circuits. We get the lowest input capacitance (133fF) 1.35X lower than [58]. The FOM
(37.5fF/conv) is comparable with the state-of-the-art and the ADC is more integratable.
7.6 Conclusion
This ADC uses active current subtraction and achieves over 57dB of linearity by match-
ing input and DAC feedback path nonlinearity. The ADC consumes 1.55mW power and
occupies 0.0338mm2 in a 65nm process. The measured performance corresponds to an
FOM of 37.5fJ/conv-step, which is comparable with the best published ADCs while
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operating in a GP process. The proposed architecture is signiﬁcantly more system-
compatible owing to its low input capacitance and minimized gate leakage. These two
attributes make this design particularly suitable for applications that require a large
level of interleaving and where a large number of ADCs and accompanying drivers
are used. Separating the sampling and DAC array capacitors allows us to reduce the
sampling time which eﬀectively increases the maximum speed of fully synchronous time-
interleaved SAR ADC that is possible. For example, a fully ﬂushed out design with 10X
interleaving of our prototype would have resulted in a 9-bit 1.1GS/s ADC.
Chapter 8
Sub 1V Voltage Reference
A voltage reference, speciﬁcally one that can operate on a sub-1V supply is always chal-
lenging. There is a growing need for designs that operates in this space in a wide variety
of applications including biomedical devices, data converters, drivers [19], ﬁlters [18] and
low power memory design. A band-gap reference circuit, which is an integral part of
many applications, achieves constant voltage output across process, voltage and tem-
perature (PVT). While traditional diode based bandgap circuits [64],[65] are ubiquitous,
integrating the same in a sub-1V design is challenging given the voltage requirements
of BJT’s and other diodes. At these voltages, voltage headroom and temperature insta-
bility are two of the biggest bottlenecks for any design. Other problems occur when we
start to miniaturize the circuit to achieve lower area. Additionally, non-intrinsic bipolar
transistors require more fabrication steps and masks. Hence, there is clear motivation
to embrace CMOS based band-gap designs.
Generating a bandgap reference voltage that is constant across temperature can be
done in several ways. The most common method is a bandgap voltage reference using
BJTs. To generate a temperature insensitive output voltage, reference circuits combine
complementary to absolute temperature (CTAT) voltage and proportional to absolute
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temperature (PTAT) voltages, linearly and with appropriate weights. Schottky diodes
have been used in the design of voltage references operating from a 2.5-V supply voltage
[66]. However use of BJTs demand a larger area and higher power supply. In order to
obtain a lower voltage reference, a combination of PTAT and CTAT currents were used
instead of voltages to generate a constant voltage [67]. Alternate methods are present
where circuits generate a reference voltage equal to the extrapolated threshold voltage
of a MOSFET (VTH0) at absolute zero temperature to allow low supply operation [68].
Some designs have explored sub-threshold design to achieve low power, low voltage and
low area targets by replacing bipolar elements with MOS transistors operating in the
sub-threshold region [69]. The drain current of MOSFETs operating in subthreshold
region has an exponential relation of the threshold voltage. Hence with process varia-
tions, threshold voltage tends to change by 100mV which changes the reference voltage.
Solutions based on mutual compensation of mobility and threshold voltage tempera-
ture eﬀects have also been proposed [70] [71] [72]. Most of the designs resort to using
ampliﬁers in the core circuits to achieve high performance such that temperature and
voltage insensitivity comes at the penalty of an increase in power and area. These de-
signs require voltage headroom, which limits supply voltage scalability. Additionally,
matching of devices is critical which comes at the cost of an increase in area. Some
of the key metrics that diﬀerentiate our work from other design are: lower complexity,
lower power, and better noise performance. This paper proposes a CMOS bandgap
design in 65nm technology using only the constant gm circuit or beta multiplier circuit,
with no additional complexity.
The reminder of chapter is organized as follows. Section III introduces the circuit
schematic of the voltage reference. Section IV introduces the one-time calibration al-
gorithm to correct for process variations. Section V introduces chopper stabilization to
reduce ﬂicker noise in the circuit. Section VI describes the simulation results.
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Figure 8.1: Schematic diagram of the Voltage Reference circuit
8.1 Voltage Reference Circuit
Fig. 8.1 shows the schematic diagram [73] of the voltage reference circuit. The size of the
NMOS transistor M4 is K times that of M3. The transistors M1 and M2 are equally
sized and carry the same current. The clocks φ and φ are used to perform chopper
stabilization for lowering ﬂicker noise and is explained in Section III. The calibration
switch C is used to switch between diﬀerent NMOS ﬁngers as dictated by the process
compensation step. Assuming square law operation of transistors, the voltage across
the diode connected NMOS transistor M3 is given as
Va = VT + Vov (8.1)
where VT and Vov are the threshold voltage and gate overdrive voltage of the transistor.
Since transistor M4 carries the same current and is K times the size of M3, the gate
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overdrive voltage of M4 is Vov/
√
K. The source voltage of M4 is given by
Vc = Vov
(
1− 1√
K
)
(8.2)
The current through transitor M4 is the same as the current ﬂowing in resistor R. It is
given by
I =
Vc
R
(8.3)
I =
(
2
μnCox
(
W
L
)
3
)(
1− 1√
K
)2 1
R2
(8.4)
Equation 8.4 shows the current ﬂowing in M4. This current is mirrored by the PMOS
pair (M1 and M2) and biases the NMOS transistor M3. The current is independent of
the power supply and threshold voltage of the transistors. It is a function of only the
device dimensions, oxide capacitance and the electron mobility. The mobility decreases
with temperature due to increased scattering. Hence the current is a PTAT (Propor-
tional to absolute temperature) current. The voltage Vc is also a PTAT voltage since
the variation of resistance with temperature is less than the degradation in mobility. An
OTA is used to make the drain voltages of M3 and M4 equal by controlling the PMOS
(M1 and M2) gates. This increases the loop gain and also reduces any VDS mismatch
between the transistors. The voltage Va given by Equation 8.1 can also be written as
Va = VT +
√
2I
μnCox
(
W
L
) (8.5)
Va = VT +
IR
2
(
1− 1√
K
) (8.6)
Equation 8.6 shows the voltage at the drain of transistors M3 and M4. The threshold
voltage (VT ) of a transistor decreases with temperature. By choosing a higher value of
K (ratio of sizes between transistors M3 and M4), it is possible to make the voltage Va
to be CTAT (Complementary to absolute temperature). The resistors R1 and R2 scale
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Figure 8.2: Schematic diagram of the OTA
the PTAT and CTAT voltages and add them to give a constant voltage independent
(Equation 8.7) of temperature. The output voltage is given by
Vref(T ) =
(
R2
R1+R2
)(
VT (T ) +
α
1
2μn(T )Cox
(
W
L
)
3
)
(8.7)
where,
α =
1
R
(
1− 1√
K
)⎛⎝R2+2R1
(
1− 1√
K
)
2R2
⎞
⎠ (8.8)
8.2 OTA and Start up circuit
Fig. 8.2 shows the schematic diagram of the OTA. The tail current source has been
removed from the traditional 5-transistor pair to create a pseudo-diﬀerential triode-
based transconductor so as to operate the OTA at lower supply voltages. Since we
control the PMOS current in the voltage reference circuit Fig. 8.1, An NMOS input
pair OTA is used in this design. The voltage reference circuit has two stable operating
points, one is the nominal point and other is the ground potential. For example if
the voltages Va and Vb are at ground potential then the reference circuit stays at this
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Figure 8.3: Simulated reference voltage with temperature across power supply
operating point. Hence we require a start up circuit. Start-up circuits placed in the
reference circuit add ﬂicker noise. Hence in this design the startup circuit is placed
within the OTA. The transistor M9 is a weak transistor with small aspect ratio. It
doesn’t disturb the operating of the OTA or the voltage reference circuit. However it
helps in start up by moving down the gate voltage of the PMOS transistors (M5 and
M6).
8.3 Calibration Algorithm
It is seen from Equation 8.7 that the reference output voltage is a function of the
threshold voltage of the NMOS transistor and the mobility of electrons. The threshold
voltage and mobility of the transistors changes with process and hence the reference
voltage. Depending upon the process corners we may get slightly diﬀerent voltages,
although at each corner the voltage is constant with temperature and power supply.
The process variation in the reference voltage can be calibrated out using a one-time
calibration technique. Only those corners that aﬀect the parameters of NMOS inﬂuence
the stability of reference voltage with respect to process. For example, the voltage
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without calibration
reference at the slow slow (SS) corner is same as the voltage at the fast slow (FS) corner
as the temperature critical circuit is NMOS only. This directly reduces the number of
process corners by half.
In order to determine the NMOS process corner we can use any available process monitor
on chip. A process monitor provides an indication of the process corner in a chip. In
this work we used a ring oscillator as the process monitor. The ring oscillator frequency
changes considerably from slow-slow to fast-fast corner and it changes slightly from slow
fast (SF) to FS corner. Since in our design the performance at the cross corners coincide
with SS or fast fast (FF) corners, a ring oscillator is a suitable process monitor.
During the calibration phase the switch C in Fig. 8.1 is used to select a number of
ﬁngers in transistors M3 and M4 and resistor R. For example, at the slow corner the
voltage tends to go up and hence we increase the number of ﬁngers and in a fast corner
we reduce the number of ﬁngers.
The local ring oscillator frequency is compared with an external clock and depending
on the diﬀerence in the frequency, corner cases are generated. The corner cases are used
to control the number of ﬁngers and hence the output voltage.
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8.4 Chopper Stabilization
Flicker noise is always a concern in voltage reference circuits. In regular band gap
circuits chopper stabilization has been used to remove the ﬂicker noise of the OTA. In
lower technologies the ﬂicker noise of NMOS and PMOS transistors are approximately
equal. The ﬂicker noise of M4 is smaller than M3 as it is K times larger and also has
source degeneration. In this work we propose chopper stabilization to remove the ﬂicker
noise from the PMOS current mirror. The NMOS transistor M3 noise is reduced by
sizing. Since the bias current is determined by the NMOS transistor and deviation in
the current is noise current it ﬂows directly to the output. The resistors R1 and R2
are typically high values so as to not load the normal operation of the circuit. These
resistors along with the decoupling capacitor at the output forms a low pass ﬁlter. The
bias current from M1 and M2 are chopped by the clock φ and φ. The ﬂicker noise and
the oﬀset in the transistors M1 and M2 are modulated to higher (chopping) frequency
by the chopper clock. These are then ﬁltered by the resistors (R1 and R2) and the
decoupling capacitor.
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8.5 Simulation Results
The voltage reference circuit is designed in 65nm general purpose technology. The
designed voltage reference circuit has been simulated across temperature from −40
to 100◦C at power supply voltages ranging from 0.8V to 2V as shown in Fig. 8.3.
Absolute variation of voltage with temperature is 0.6mV over 140◦C at a nominal power
supply of 1V and absolute variation with power supply at nominal temperature (25◦C)
is 0.7mV. This is because the beta multiplier current is independent of the power supply.
Fig. 8.4 shows the variation of the reference voltage across power supply, temperature
and process corners. Although the voltage is constant with power supply, it varies over
90mV over corners. This is because of the 100mV change in the threshold voltage of
NMOS transistors from slow to fast corners. We can see that the variation in reference
voltage from SS to SF or FF to FS is small.
This is because the reference voltage depends only on the NMOS parameters. There
is a small change in reference voltage from SS to FS or FF to SF because of change in
the loop gain in OTA. Fig. 8.5 shows the variation of reference voltage after doing a
one-time calibration. The reference voltage varies around 1mV over temperature and
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Table 8.1: Performance Summary
Tech (nm) 65
Supply (V) 0.8-2
PSRR (dB) -55
Temp. Coeﬃcient (ppm/C) 18
Output voltage (mV) 236
Integrated noise (μV) 19
power supply and 50mV across the process.
Fig. 8.6 shows the power supply rejection of proposed voltage reference circuit. The
OTA has a unity-gain bandwidth of 130Hz. The power supply rejection ratio (PSRR) is
−55.7 dB at lower frequencies until about 100Hz and after that it decreases due to ﬁnite
loop bandwidth. After 1MHz it is ﬁltered by the output resistors (R1 and R2) and the
decoupling capacitor. Fig. 8.7 shows the simulated noise of the voltage reference circuit.
A pnoise simulation is done with side bands set to 200. The blue and red curves shows
the power spectral density of the output noise with and without chopper stabilization.
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It is seen from the ﬁgure that chopping the beta multiplier circuit reduces the ﬂicker
noise. The integrated noise from 0.1 to 1KHz bandwidth with and without chopping is
19uVrms and 92uVrms respectively. Since at lower frequencies ﬂicker noise dominates,
chopping reduces the overall integrated voltage noise in the bandwidth 0.1 Hz to 1KHz
by 4.8x.
Table 8.1 summarizes the performance of the proposed voltage reference circuit. This
design achieves 18ppm/◦C temperature sensitivity while operating at power supply of
1V. The reference voltage varies only by 0.7mV with power supply variation from 0.8V
to 2V. With the use of techniques like chopper stabilization, the ﬂicker noise is reduced
by 4.8x resulting in an integrated noise of 19 μV.
8.6 Conclusion
A new sub-1V bandgap reference circuit which operates with low power has been pro-
posed in TSMC 65nm general purpose process. Both PTAT and CTAT voltage are gen-
erated in the same beta multiplier circuit by appropriate sizing of the transistors and a
temperature coeﬃcient of 18 ppm/◦C is achieved in this prototype. Since the current in
the beta multiplier circuit is independent of power supply, this design acheives 0.7mV
variation with power supply variation from 0.8 to 2V while drawing 16μA. Further, the
ﬂicker noise has been reduced by 4.8x using chopper stabilization techniques. One time
calibration algorithm is proposed to reduce the variation of the reference voltage across
process corners.
Chapter 9
Conclusions and Contributions
Technology scaling is a robust roadmap for digital circuits, while analog circuits strongly
suﬀer from this trend, and this is becoming a crucial bottle neck in the realization of
a system on chip in a scaled technology merging high-density digital parts, with high
performance analog interfaces. This is because scaled technologies reduce the supply
voltage, and this limits the analog performance in qualitative (is it possible to operate
from a low voltage?) and quantitative (if it is possible to operate, which performance is
achievable?) terms. In fact the reduced voltage and the modiﬁed analog performance
of scaled technologies devices imply a lower output swing and a reduced dynamic range
for the analog circuits.
Design of analog circuits using traditional diﬀerential pair based OTA is becoming
diﬃcult due to limited headroom in lower technologies. The noise requirements in
analog circuits is becoming stringent due to lower output swing. Inverter ampliﬁers are
known to have better trans conductance eﬃciency, higher inherent linearity and lower
noise contribution. However inverter based circuits were not popular due to their poor
PVT tolerance, CMRR and PSRR.
In this thesis, we focus on designing PVT tolerant inverter based baseband circuits. We
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have designed baseband circuits which are completely integrated on-chip for the purpose
of ﬁltering the baseband signals and taking them to digital domain using only inverter
ampliﬁers. Most of the circuits have been measured across voltage and temperature to
prove the eﬀectiveness of biasing techniques. We discuss diﬀerent biasing techniques for
inverter like semi constant current biasing, constant current and constant gm biasing.
Further we improve the inherent linearity of inverter by selecting diﬀerent currents in
PMOS and NMOS transistors.
The base band circuits like a fully diﬀerential inverter based OTA design, ADC driver,
Anti Alias ﬁlter, Tunable channel ﬁlter, Time -interleaved SAR ADC and sub 1V voltage
reference circuits were presented in this thesis. Again at lower supplies, output swing
(dynamic range) and linearity are the major problem. A fully telescopic cascoded,
current reference free inverter based OTA is fabricated in TSMC’s 40nm GP process.
This gives a THD of -90.6dB at an output swing of half power supply (0.9Vpp,diff ) at
0.9V nominal supply.
The ADC power is dominated by the input swing. A rail to rail swing relaxes the noise
requirements of the ADC and hence lowers the power. Since analog circuits typically
give a lower swing for satisfying linearity requirements, ADC driver circuits can be used
to amplify the signal and sample onto the ADC sampling capacitor. A current mirror
based ADC driver is fabricated in TSMC 65nm GP process. Here we isolate the closed
loop gain and negative feedback loop to increase the bandwidth at lower power. Further
techniques like self compensation and eﬃcient way of driving a capacitor is introduced.
The ADC driver biased at semi constant current biasing gives an IMD of -65dB and
varies only 4dB across a temperature variation of 120◦C
An Anti Alias ﬁlter and tunable channel select ﬁlter were fabricated in IBM and TSMC’s
65nm GP process. These ﬁlter exploit the nonlinearity cancellation techniques to achieve
the linearity speciﬁcations. Both the ﬁlters are designed in current mode to reduce the
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power supply limitations. The Anti Alias ﬁlter has a bandwdith of 50MHz and gives
an IIp3 of 33dBm while consuming 1.56mW power. The channel select ﬁlter uses only
MOSCAP for lower area and tunability. It is tunable from 34-314 MHz and achieves and
IIP3 pf 22.4 dBm at maximum frequency while consuming 4.6mW from 1.1V supply.
Finally we present a 2X Time-interleaved SAR ADC in TSMC’s 65 nm CMOS pro-
cess which has the lowest input capacitance in literature. Non linearity cancellation
techniques is employed in inverter based preampliﬁer to attain the required linearity.
The ADC consumes 1.55mW power and occupies 0.0338mm2 in a 65nm process. The
measured performance corresponds to an FOM of 37.5fJ/conv-step, which is compa-
rable with the best published ADCs while operating in a GP process. The proposed
architecture is signiﬁcantly more system-compatible owing to its low input capacitance
and minimized gate leakage.
Simulation results of a sub 1V reference circuit is presented using a beta multiplier
circuit. The circuit operates from 0.7V supply and maintains the reference voltage of
236mV with temperature coeﬃcient of 18 ppm.
9.1 Future work
The problem of achieving noise and linearity speciﬁcations in active analog circuits has
made analog circuit design a hot area of research. In typical voltage mode circuits, a low
noise performance is achieved by operating transistors with lower over drive voltages.
However a higher linearity demands higher over drive voltages. Hence there exists a
trade oﬀ between noise and non linearity in voltage based circuits. Higher overdrive
voltages in current mode circuits like current mirror results in lower noise and higher
linearity. This motivates design of circuits in current mode.
In general, ADCs used in communication applications require high SFDR due to the
presence of large blockers [23]. The OTA described in this thesis is designed for a
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continuous time third order single bit delta sigma modulator for digitizing a 10MHz
signal band with an resolution of 12 bit and a minimum SFDR of 90 dB. The slew rate
requirements on the OTA to be used in the 3rd order modulator with optimized NTF
zero is estimated is to be over 288MV/s. The linearity and noise of the ﬁrst integrator
dictates the performance of the modulator. One area of research is to build the third
order continuous time delta sigma modulator using this OTA architecture for digitizing
10MHz signal bandwidth with SFDR of 90 dB and SNR of 12 bits at lowest power
supply of 0.9V.
The ADC driver architecture can be extended to a pipeline ADCs. The bottle neck in
pipeline ADCs is design of the residue ampliﬁer. SAR- pipeline ADCs enables the use
of open loop residue ampliﬁers. The swing at the input of residue ampliﬁer is reduced
greatly by the number of bits in front end SAR. This results in linearity in open loop
ampliﬁers. However the front end SAR has to be linear to the resolution of the pipeline
ADC. A single bit front end relaxes the linearity of the ADC but results in a higher
residue amplitude. The inverter based ADC driver architecture can be used to have the
linearity at higher input swings in pipeline ADCs.
A low pass ﬁlter is proposed in current mode using real low pass ﬁlter architecture. We
showed the means to obtain higher quality factor by increasing the negative feedback
gain. Designing tunable band pass ﬁlters with higher quality factor is a interesting areas
of research. This also calls for designing high frequency ﬁlters with a good linearity and
noise performance.
Other areas of research are use of these band pass ﬁlters as channelizers in continuous
time domain. Active circuits typically consume power from a given low impedance
node, the power supply. However passive circuits consume power from the input and
hence it increases power of the driver. Active circuits typically consume less power,
system integrable compared to passive circuits. Further gain in current mirror based
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Figure 9.1: Sampling operation
architecture is achieved by just changing the ﬁngers of current mirror. This enables the
design of variable gain ampliﬁer in current mode at low power. Use of variable gain
ampliﬁer in a channelized receiver reduces the dynamic range requirements of the ADC
[74, 75].
The interleave factor in the time interleaved ADC presented in this thesis can be ex-
tended to 10 without increasing the input capacitor or change in the architecture. This
would load the driver with a uniform load of 133fF and result in a 9 bit 1.1GS/s ADC.
Separating the sampling and DAC array capacitors allows us for designing front end
passive switched capacitor circuits.
9.2 Delta sigma sampler
Sampling operation converts signal from continuous time domain to discrete domain.
This helps in converting signal to digital domain so that we can perform digital signal
processing and also store the data. However sampling results in increased thermal noise
as shown in Fig. 9.1. The switch is assumed to have a resistance R with power spectral
density of 4kTR. Note: The noise of a MOS resistor is 4kTγ/gds. The power spectral
density is uniform until very high frequencies (THz range). For all our applications we
can assume that the spectrum is uniform. Let us assume input is noiseless and only
noise contributer is the switch. The sampling operation makes the noise above fs/2 to
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gets aliased down to lower frequency thereby increasing the thermal noise ﬂoor. The
integrated noise on the capacitor is given by kT/C which is independent of the noise
contributer R. This is because as we increase the resistance, the noise power spectral
density increases but the RC bandwidth decreases resulting in same integrated noise. In
a practical sampler design, the sampling switch is realized using a MOS transistor. The
MOS resistor is a non function of its terminal voltages, gate, source, drain and body
thereby resulting in a non linearity in sampler. However the sampler non linearity can
be reduced by increasing the sampling bandwidth (increasing RC bandwidth). Hence
in a practical sampler design the sampling bandwidth is selected to be larger than the
signal bandwidth. This results in an increased noise power spectral density.
Constant Vgs sampler and modiﬁed constant Vgs sampler mitigate this problem to some
extent by making the sampler bandwidth close to the signal bandwidth. This is done
by maintaining constant gate source voltage in constant Vgs sampler and gate source
voltage and gate drain voltage in modiﬁed constant Vgs sampler. Continuous time delta
sigma modulator samples the signal in a negative feedback loop where the noise above
the signal bandwidth gets shaped by the loop. Further the switch non linearities are
suppressed by the loop. This reduces the sampling bandwidth to the signal bandwidth
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Figure 9.3: Matlab simulink simulation of delta sigma sampler
thereby eliminating noise aliasing.
Further continuous time delta sigma modulator suppresses the jitter noise of the sampler
in front of ADC but the jitter noise at DAC appears directly at the input. However the
jitter noise at the DAC depends on the DAC pulse used in the feedback. For example
the switched capacitor DAC pulse results in lower jitter noise as compared to non return
to zero pulse. However use of the pulse shape trade-oﬀ with the complexity in design
of the ﬁrst integrator This feature makes continuous time delta sigma modulator design
popular in lower supply voltages. The continuous time delta sigma modulator exploits
negative feedback to shape the noise in the signal bandwidth. The over sampling ratio
and order greatly depends on the levels in the quantizer. A single bit quantizer results
in injecting higher quantization noise and hence requires a larger over sampling ratio
and the order of the modulator resulting in a lower signal bandwidth.
A continuous time delta sigma sampler can be thought of an continuous time delta
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sigma ADC where the quantizer has inﬁnite steps. This results in the loop operation
with increased signal bandwidth. The continuous time delta sigma sampler converts
continuous time signal to discrete time signal with high resolution. A passive switched
capacitor decimation ﬁlter removes all the out of band sampling and jitter noise and
reduces the sampling rate to nyquist. The discrete time signal is then digitized using
a time interleaved ADC as shown in Fig. 9.2. A matlab simulink model is done to
verify the jitter suppression. A second order loop ﬁlter with NRZ feedback pulse is
used in the delta sigma sampler with over sampling ratio of 4. The signal bandwidth
and the sampling rate is assumed to be 500MHz and 4GHz. Simulation results shows a
10dB suppression in the inband jitter noise Fig. 9.3 compared to a regular voltage mode
sampling.
9.2.1 Time interleaved ADC
The front end delta sigma sampler reduces the jitter noise on sampling clock. It further
reduces the sampling nonlinearity and provides a resistive input to the front end circuits.
This also acts like an anti alias ﬁlter to remove out of band signals. It is followed by a
passive decimation ﬁlter to remove the out of band noise and to decimate to nyquist.
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Time interleaved ADC can be used to digitize the sampled data. The problems of
timing skew in time interleaved ADC is greatly reduced due to front end sampler. The
architecture of each sub ADC is shown in Fig. 9.4. The sub ADCs is designed to have
14 bit resolution and 100MHz. The sub ADC is designed to be a pipelined ADC with
SAR and continuous time delta sigma modulator. The SAR ADC digitizes a 2.5V pp
signal to 5 bit resolution. The SAR is oversampled by four to ease the design of anti
alias ﬁlter. The input is sampled onto the DAC array or DAC array can be used as part
of decimation ﬁlter. We have the residue on the DAC at the end of SAR conversion.
Since design of residue ampliﬁer is diﬃcult in scaled technologies, we resort of designing
continuous time delta sigma modulator. The feedback DAC voltage is scaled to the
amplitude of the residue. In this model we have 1 bit redundancy between the two
stages, so as not to saturate the delta sigma modulator resulting in a overall resolution
of 14 bits.
The sampled data is converted to continuous time using a NRZ pulse of SAR DAC array.
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The SARs are time interleaved to provide continuous input to delta sigma modulator.
A single bit third order delta sigma modulator is designed to resolve 10 bits. Since
the data is on capacitor, the modulator should have a high input impedance. Since
the swing of the residue is small open loop trans conductance cells is used for realizing
gm-C integrators. Inverters biased with constant gm biasing technique as described in
chapter 2, are used as the gm cells. A matlab simulink model is developed to study the
pipelined SAR continuous time delta sigma modulator design Fig. 9.5. The images are
shaped by the sincs of the NRZ pulse. The ENOB obtained from system simulation is
13.2 bit.
One possible area of research is to build inverter based circuits to design the delta sigma
modulator and the SAR ADC. Semi constant current biasing can be used to improve
the inherent linearity of the inverters especially for those used in the ﬁrst integrator.
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